Electronic Components Datasheet Search
  English  ▼

X  

DSP56300FM/AD Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc

Part # DSP56300FM/AD
Description  a high-density CMOS device
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56300FM/AD Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc

Back Button DSP56300FM/AD Datasheet HTML 21Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 22Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 23Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 24Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 25Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 26Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 27Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 28Page - Freescale Semiconductor, Inc DSP56300FM/AD Datasheet HTML 29Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 64 page
background image
Maximum Ratings
DSP56374 Data Sheet, Rev. 4.2
Freescale Semiconductor
25
4.11 JTAG/OnCE Interface
5
Maximum Ratings
CAUTION
This device contains circuitry protecting against damage due to high static voltage
or electrical fields. However, normal precautions should be taken to avoid
exceeding maximum voltage ratings. Reliability of operation is enhanced if unused
inputs are pulled to an appropriate logic voltage level (e.g., either GND or VDD).
The suggested value for a pullup or pulldown resistor is 4.7 k
Ω.
PLOCK
Output
PLOCK—When this pin is configured as a PLL lock pin, this signal is
asserted high when the on-chip PLL enabled and locked and
de-asserted when the PLL enabled and unlocked. This pin is also
asserted high when the PLL is disabled.
Internal Pull down resistor.
This input is 5 V tolerant
Table 14. JTAG/OnCE Interface
Signal
Name
Signal
Type
State
during
Reset
Signal Description
TCK
Input
Input
Test Clock—TCK is a test clock input signal used to synchronize the JTAG test
logic.
Internal Pull up resistor.
This input is 5 V tolerant.
TDI
Input
Input
Test Data Input—TDI is a test data serial input signal used for test instructions
and data. TDI is sampled on the rising edge of TCK.
Internal Pull up resistor.
This input is 5 V tolerant.
TDO
Output
Tri-stated
Test Data Output—TDO is a test data serial output signal used for test
instructions and data. TDO is tri-statable and is actively driven in the shift-IR
and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS
Input
Input
Test Mode Select—TMS is an input signal used to sequence the test
controller’s state machine. TMS is sampled on the rising edge of TCK.
Internal Pull up resistor.
This input is 5 V tolerant.
Table 13. Timer Signal (continued)
Signal
Name
Type
State
during
Reset
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com