XRT83SL314 datasheet(28/83 Pages) EXAR

28 / 83 page

XRT83SL314

REV. 1.0.1

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

2.6.3.5

FLSD (FIFO Limit Status Detection)

The purpose of the FIFO limit status is to indicate when the Read and Write FIFO pointers are within a pre-

determined range (over-flow or under-flow indication). The FLSD is set to "1" if the FIFO Read and Write

Pointers are within ±3-Bits.

2.6.3.6

LCVD (Line Code Violation Detection)

The LIU contains 14 independent, 16-bit LCV counters. When the counters reach full-scale, they remain

saturated at FFFFh until they are reset globally or on a per channel basis. For performance monitoring, the

counters can be updated globally or on a per channel basis to place the contents of the counters into holding

registers. The LIU uses an indirect address bus to access a counter for a given channel. Once the contents of

the counters have been placed in holding registers, they can be individually read out from register 0xE8h 8-bits

at a time according to the BYTEsel bit in the appropriate global register. By default, the LSB is in register

0xE8h until the BYTEsel is pulled "High" where upon the MSB will be placed in the register for read back.

Once both bytes have been read, the next channel may be selected for read back.

By default, the LVC/OFD will be set to a "1" if the receiver is currently detecting line code violations or

excessive zeros for HDB3 (E1 mode) or B8ZS (T1 mode). In AMI mode, the LCVD will be set to a "1" if the

receiver is currently detecting bipolar violations or excessive zeros.

However, if the LIU is configured to

monitor the 16-bit LCV counter by programming the appropriate global register, the LCV/OFD will be set to a

"1" if the counter saturates.

2.7

Receive Jitter Attenuator

The receive path has a dedicated jitter attenuator that reduces phase and frequency jitter in the recovered

clock. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth of 32-bit or 64-bit.

If the LIU is used for line synchronization (loop timing systems), the JA should be enabled. When the Read

and Write pointers of the FIFO are within 2-Bits of over-flowing or under-flowing, the bandwidth of the jitter

attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this condition

occurs, the jitter attenuator will not attenuate input jitter until the Read/Write pointer’s position is outside the 2-

Bit window.

In T1 mode, the bandwidth of the JA is always set to 3Hz.

In E1 mode, the bandwidth is

programmable to either 10Hz or 1.5Hz (1.5Hz automatically selects the 64-Bit FIFO depth). The JA has a

clock delay equal to ½ of the FIFO bit depth.

NOTE: If the LIU is used in a multiplexer/mapper application where stuffing bits are typically removed, the transmit path has

a dedicated jitter attenuator to smooth out the gapped clock. See the Transmit Section of this datasheet.

2.8

HDB3/B8ZS Decoder

In single rail mode, RPOS can decode AMI or HDB3/B8ZS signals. For E1 mode, HDB3 is defined as any

block of 4 successive zeros replaced with OOOV or BOOV, so that two successive V pulses are of opposite

polarity to prevent a DC component. In T1 mode, 8 successive zeros are replaced with OOOVBOVB. If the

HDB3/B8ZS decoder is selected, the receive path removes the V and B pulses so that the original data is

output to RPOS.

XRT83SL314 Datasheet(PDF) 28 Page - Exar Corporation

XRT83SL314 Datasheet(HTML) 28 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL