AD5940 datasheet(49/143 Pages) AD

49 / 143 page

Data Sheet

AD5940/AD5941

HIGH SPEED DAC CIRCUITS

analog.com

Rev. D | 49 of 143

Table 33. Bit Descriptions for DACOFFSET Register (Continued)

Bits

Bit Name

Settings

Description

Reset

Access

[11:0]

Value

DAC offset correction factor. This value is a signed number represented in twos complement format

with 0.5 LSB precision. Used when the attenuator is disabled.

0x0

R/W

0x7FF 210 − 0.5. Maximum positive adjustment that results in a positive full scale/2 − 0.5 LSB adjustment.

0x001 0.5. Results in a 0.5 LSB adjustment.

0x000 0. No offset adjustment.

0xFFF −0.5. Results in a −0.5 LSB adjustment.

0x800 −210. Maximum negative adjustment that results in negative full scale/2 adjustment.

DAC Offset with Attenuator Enabled (High Speed Mode Register)—DACOFFSETATTENHS

Address 0x000022B8, Reset: 0x00000000, Name: DACOFFSETATTENHS

Protected by CALDATLOCK. The LSB adjustment is typically 4.9 μV for HSDACCON, Bit 12 = 1 and HSDACCON, Bit 0 = 1. The LSB

adjustment is typically 24.7 μV for HSDACCON, Bit 12 = 1 and HSDACCON, Bit 0 = 0.

Table 34. Bit Descriptions for DACOFFSETATTENHS Register

Bits

Bit Name

Settings

Description

Reset

Access

[31:12]

Reserved

Reserved.

0x0

[11:0]

Value

DAC offset correction factor. This value is a signed number represented in twos complement format

with 0.5 LSB precision. Used when the attenuator is enabled.

0x0

R/W

0x7FF 210 − 0.5. Maximum positive adjustment that results in a positive full scale/2 − 0.5 LSB adjustment.

0x001 0.5. Results in a 0.5 LSB adjustment.

0x000 0. No offset adjustment.

0xFFF −0.5. Results in a −0.5 LSB adjustment.

0x800 −210. Maximum negative adjustment that results in negative full scale/2 adjustment.

DAC Offset with Attenuator Disabled (High Speed Mode Register)—DACOFFSETHS

Address 0x000022BC, Reset: 0x00000000, Name: DACOFFSETHS

Protected by CALDATLOCK. The LSB adjustment is typically 197.7 μV for HSDACCON, Bit 12 = 0 and HSDACCON, Bit 0 = 0. The LSB

adjustment is typically 39.5 μV for HSDACCON, Bit 12 = 0 and HSDACCON, Bit 0 = 1.

Table 35. Bit Descriptions for DACOFFSETHS

Bits

Bit Name

Settings

Description

Reset

Access

[31:12]

Reserved

Reserved.

0x0

[11:0]

Value

DAC offset correction factor. This value is a signed number represented in twos complement format

with 0.5 LSB precision. Used when the attenuator is disabled.

0x0

R/W

0x7FF 210 − 0.5. Maximum positive adjustment that results in a positive full scale/2 − 0.5 LSB adjustment.

0x001 0.5. Results in a 0.5 LSB adjustment.

0x000 0. No offset adjustment.

0xFFF −0.5. Results in a −0.5 LSB adjustment.

0x800 −210. Maximum negative adjustment that results in negative full scale/2 adjustment.

AD5940 Datasheet(PDF) 49 Page - Analog Devices

AD5940 Datasheet(HTML) 49 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL