AM3359 datasheet(148/256 Pages) TI1

148 / 256 page

DDR_CK

DDR_CKn

148

AM3359, AM3358, AM3357, AM3356, AM3354, AM3352, AM3351

SPRS717L – OCTOBER 2011 – REVISED MARCH 2020

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 AM3351

Peripheral Information and Timings

7.7.2

mDDR(LPDDR), DDR2, DDR3, DDR3L Memory Interface

The device has a dedicated interface to mDDR(LPDDR), DDR2, DDR3, and DDR3L SDRAM. It supports

JEDEC standard compliant mDDR(LPDDR), DDR2, DDR3, and DDR3L SDRAM devices with a 16-bit

data path to external SDRAM memory.

For more details on the mDDR(LPDDR), DDR2, DDR3, and DDR3L memory interface, see the EMIF

section of the AM335x and AMIC110 Sitara Processors Technical Reference Manual.

7.7.2.1

mDDR (LPDDR) Routing Guidelines

It is common to find industry references to mobile double data rate (mDDR) when discussing JEDEC

defined low-power double-data rate (LPDDR) memory devices. The following guidelines use LPDDR when

referencing JEDEC defined low-power double-data rate memory devices.

7.7.2.1.1 Board Designs

TI only supports board designs that follow the guidelines outlined in this document. The switching

characteristics and the timing diagram for the LPDDR memory interface are shown in Table 7-33 and

Figure 7-32.

Table 7-33. Switching Characteristics for LPDDR Memory Interface

NO.

PARAMETER

MIN

MAX

UNIT

tc(DDR_CK)

tc(DDR_CKn)

Cycle time, DDR_CK and DDR_CKn

(1)

(1) The JEDEC JESD209B specification only defines the maximum clock period for LPDDR333 and faster speed bin LPDDR memory

devices. To determine the maximum clock period, see the respective LPDDR memory data sheet.

Figure 7-32. LPDDR Memory Interface Clock Timing

7.7.2.1.2 LPDDR Interface

This section provides the timing specification for the LPDDR interface as a PCB design and manufacturing

specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk,

and signal timing. These rules, when followed, result in a reliable LPDDR memory system without the

need for a complex timing closure process. For more information regarding the guidelines for using this

LPDDR specification, see Understanding TI’s PCB Routing Rule-Based DDR Timing Specification. This

application report provides generic guidelines and approach. All the specifications provided in the data

manual take precedence over the generic guidelines and must be adhered to for a reliable LPDDR

interface operation.

7.7.2.1.2.1 LPDDR Interface Schematic

Figure 7-33 shows the schematic connections for 16-bit interface on the AM335x device using one x16

LPDDR device. The AM335x LPDDR memory interface only supports 16-bit-wide mode of operation. The

AM335x device can only source one load connected to the DQS[x] and DQ[x] net class signals and one

load connected to the CK and ADDR_CTRL net class signals. For more information related to net classes,

see Section 7.7.2.1.2.8.

AM3359 Datasheet(PDF) 148 Page - Texas Instruments

AM3359 Datasheet(HTML) 148 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL