AM3359 datasheet(105/256 Pages) TI1

105 / 256 page

MPU

PLL

PER

PLL

DDR

PLL

CORE

PLL

LCD

PLL

VDDS_PLL_MPU

VDDS_PLL_CORE_LCD

VDDA1P8V_USB0

VDDS_PLL_DDR

105

AM3359, AM3358, AM3357, AM3356, AM3354, AM3352, AM3351

www.ti.com

SPRS717L – OCTOBER 2011 – REVISED MARCH 2020

Submit Documentation Feedback

Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 AM3351

Power and Clocking

6.1.4

Digital Phase-Locked Loop Power Supply Requirements

The digital phase-locked loop (DPLL) provides all interface clocks and functional clocks to the processor

of the AM335x device. The AM335x device integrates five different DPLLs—Core DPLL, Per DPLL, LCD

DPLL, DDR DPLL, MPU DPLL.

Figure 6-8 shows the power supply connectivity implemented in the AM335x device. Table 6-1 provides

the power supply requirements for the DPLL.

Figure 6-8. DPLL Power Supply Connectivity

Table 6-1. DPLL Power Supply Requirements

SUPPLY NAME

DESCRIPTION

MIN NOM

MAX

UNIT

VDDA1P8V_USB0

Supply voltage range for USBPHY and PER DPLL, Analog, 1.8 V

1.71

1.8

1.89

Max peak-to-peak supply noise

mV (p-p)

VDDS_PLL_MPU

Supply voltage range for DPLL MPU, analog

1.71

1.8

1.89

Max peak-to-peak supply noise

mV (p-p)

VDDS_PLL_CORE_LCD

Supply voltage range for DPLL CORE and LCD, analog

1.71

1.8

1.89

Max peak-to-peak supply noise

mV (p-p)

VDDS_PLL_DDR

Supply voltage range for DPLL DDR, analog

1.71

1.8

1.89

Max peak-to-peak supply noise

mV (p-p)

AM3359 Datasheet(PDF) 105 Page - Texas Instruments

AM3359 Datasheet(HTML) 105 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL