Electronic Components Datasheet Search
  English  ▼

X  

PM5366 Datasheet(PDF) 164 Page - PMC-Sierra, Inc

Part # PM5366
Description  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366 Datasheet(HTML) 164 Page - PMC-Sierra, Inc

Back Button PM5366 Datasheet HTML 160Page - PMC-Sierra, Inc PM5366 Datasheet HTML 161Page - PMC-Sierra, Inc PM5366 Datasheet HTML 162Page - PMC-Sierra, Inc PM5366 Datasheet HTML 163Page - PMC-Sierra, Inc PM5366 Datasheet HTML 164Page - PMC-Sierra, Inc PM5366 Datasheet HTML 165Page - PMC-Sierra, Inc PM5366 Datasheet HTML 166Page - PMC-Sierra, Inc PM5366 Datasheet HTML 167Page - PMC-Sierra, Inc PM5366 Datasheet HTML 168Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
152
Restrictions on frame alignment pulses only exist when TVTs are supported.
The nature of the constraints depends on whether the VT pointer processors
(VTPPs) are bypassed:
• If the Egress VTPP is bypassed, the SAC1FP pulse must be
precisely 13 SREFCLK cycles before the LAC1 pulse.
• If the Egress VTPP is not bypassed, the SAC1FP pulse must be 3n
- 1 (where n = 0,1,2…) SREFCLK cycles before the LAC1 pulse.
• If the Ingress VTPP is bypassed, the LDC1J1V1 pulse must be
precisely four SREFCLK cycles before the SDC1FP pulse.
• If the Ingress VTPP is not bypassed, there is no restriction on the
alignment of SDC1FP and LDC1J1V1.
12.2.2 SBI and Telecom Buses Both 77.76 MHz
The rising edge of LREFCLK must be aligned with a tolerance of +/- 5ns to the
rising edge of SREFCLK.
For reliable operation, the STM-1s used within the SBI and Telecom buses must
be aligned in time. To this end, one may manipulate the LSTM[1:0] and
SSTM[1:0] register bits and the position of the LAC1 and SDC1FP pulses. Table
15 summarizes the combinations.
Table 15
- 77.76 SBI and Telecom Bus Alignment Options
Clock Cycles LAC1 leads SDC1FP (n = 0, 1 , 2…)
LSTM[1:0]
SSTM[1:0]
00
01
10
11
00
4n.
4n + 1
4n + 2
4n + 3
01
4n + 3
4n
4n + 1
4n + 2
10
4n + 2
4n + 3
4n
4n + 1
11
4n + 1
4n + 2
4n + 3
4n
As an alternate formulation, if SSTM[1:0] and LSTM[1:0] were converted to their
decimal equivalents, one would have to satisfy the constraint:
(LSTM – SSTM) mod 4
= (Clock Cycles LAC1 leads SDC1FP) mod 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com