| Electronic Components Datasheet Search |
|
PM7384 Datasheet(PDF) 3 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7384 Datasheet(HTML) 3 Page - PMC-Sierra, Inc |
|
3 / 358 page ![]() PM7384 FREEDM-84P672 DATA SHEET PMC-1990445 ISSUE 5 FRAME ENGINE AND DATA LINK MANAGER 84P672 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE ii CONTENTS 1 FEATURES...............................................................................................1 2 APPLICATIONS........................................................................................3 3 REFERENCES .........................................................................................4 4 APPLICATION EXAMPLES ......................................................................5 5 BLOCK DIAGRAM....................................................................................6 6 DESCRIPTION .........................................................................................7 7 PIN DIAGRAM ..........................................................................................9 8 PIN DESCRIPTION ................................................................................10 9 FUNCTIONAL DESCRIPTION ...............................................................33 9.1 SCALEABLE BANDWIDTH INTERCONNECT (SBI) INTERFACE .....................................................................................................33 9.2 HIGH-LEVEL DATA LINK CONTROL (HDLC) PROTOCOL.........34 9.3 SBI EXTRACTER AND PISO.......................................................35 9.4 RECEIVE CHANNEL ASSIGNER ................................................35 9.4.1 LINE INTERFACE..........................................................37 9.4.2 PRIORITY ENCODER ...................................................38 9.4.3 CHANNEL ASSIGNER ..................................................38 9.4.4 LOOPBACK CONTROLLER .........................................38 9.5 RECEIVE HDLC PROCESSOR / PARTIAL PACKET BUFFER...38 9.5.1 HDLC PROCESSOR .....................................................39 9.5.2 PARTIAL PACKET BUFFER PROCESSOR ..................39 9.6 RECEIVE DMA CONTROLLER ...................................................41 9.6.1 DATA STRUCTURES ....................................................42 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |