Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AM67 Datasheet(PDF) 137 Page - Texas Instruments

Part # AM67
Description  AM67x Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM67 Datasheet(HTML) 137 Page - Texas Instruments

Back Button AM67 Datasheet HTML 133Page - Texas Instruments AM67 Datasheet HTML 134Page - Texas Instruments AM67 Datasheet HTML 135Page - Texas Instruments AM67 Datasheet HTML 136Page - Texas Instruments AM67 Datasheet HTML 137Page - Texas Instruments AM67 Datasheet HTML 138Page - Texas Instruments AM67 Datasheet HTML 139Page - Texas Instruments AM67 Datasheet HTML 140Page - Texas Instruments AM67 Datasheet HTML 141Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 237 page
background image
6.9.5.9 Emulation and Debug
For more details about features and additional description information on the device Trace and JTAG interfaces,
see the corresponding subsections within Signal Descriptions and Detailed Description sections.
6.9.5.9.1 Trace
Table 6-50. Trace Timing Conditions
PARAMETER
MIN
MAX
UNIT
OUTPUT CONDITIONS
CL
Output load capacitance
2
5
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch)
Propagation delay mismatch across all traces
200
ps
Table 6-51. Trace Switching Characteristics
NO.
PARAMETER
MIN
MAX
UNIT
1.8V Mode
DBTR1
tc(TRC_CLK)
Cycle time, TRC_CLK
6.83
ns
DBTR2
tw(TRC_CLKH)
Pulse width, TRC_CLK high
2.66
ns
DBTR3
tw(TRC_CLKL)
Pulse width, TRC_CLK low
2.66
ns
DBTR4
tosu(TRC_DATAV-
TRC_CLK)
Output setup time, TRC_DATA valid to TRC_CLK edge
0.85
ns
DBTR5
toh(TRC_CLK-TRC_DATAI) Output hold time, TRC_CLK edge to TRC_DATA invalid
0.85
ns
DBTR6
tosu(TRC_CTLV-TRC_CLK) Output setup time, TRC_CTL valid to TRC_CLK edge
0.85
ns
DBTR7
toh(TRC_CLK-TRC_CTLI)
Output hold time, TRC_CLK edge to TRC_CTL invalid
0.85
ns
3.3V Mode
DBTR1
tc(TRC_CLK)
Cycle time, TRC_CLK
8.78
ns
DBTR2
tw(TRC_CLKH)
Pulse width, TRC_CLK high
3.64
ns
DBTR3
tw(TRC_CLKL)
Pulse width, TRC_CLK low
3.64
ns
DBTR4
tosu(TRC_DATAV-
TRC_CLK)
Output setup time, TRC_DATA valid to TRC_CLK edge
1.10
ns
DBTR5
toh(TRC_CLK-TRC_DATAI) Output hold time, TRC_CLK edge to TRC_DATA invalid
1.10
ns
DBTR6
tosu(TRC_CTLV-TRC_CLK) Output setup time, TRC_CTL valid to TRC_CLK edge
1.10
ns
DBTR7
toh(TRC_CLK-TRC_CTLI)
Output hold time, TRC_CLK edge to TRC_CTL invalid
1.10
ns
TRC_DATA
TRC_CTL
TRC_CLK
(
)
(
)
(Ideal)
Worst Case 1
Worst Case 2
DBTR1
DBTR2
DBTR3
DBTR4
DBTR6
DBTR5
DBTR7
DBTR4
DBTR6
DBTR5
DBTR7
SPRSP08_Debug_01
Figure 6-40. Trace Switching Characteristics
www.ti.com
AM67, AM67A
SPRSPA3A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
137
Product Folder Links: AM67 AM67A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com