Electronic Components Datasheet Search
  English  ▼

X  

AM67 Datasheet(PDF) 135 Page - Texas Instruments

Part # AM67
Description  AM67x Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM67 Datasheet(HTML) 135 Page - Texas Instruments

Back Button AM67 Datasheet HTML 131Page - Texas Instruments AM67 Datasheet HTML 132Page - Texas Instruments AM67 Datasheet HTML 133Page - Texas Instruments AM67 Datasheet HTML 134Page - Texas Instruments AM67 Datasheet HTML 135Page - Texas Instruments AM67 Datasheet HTML 136Page - Texas Instruments AM67 Datasheet HTML 137Page - Texas Instruments AM67 Datasheet HTML 138Page - Texas Instruments AM67 Datasheet HTML 139Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 237 page
background image
Table 6-46. DSS Switching Characteristics
see Figure 6-37
NO.
PARAMETER
MODE
MIN
MAX
UNIT
D1
tc(pclk)
Cycle time, VOUT(x)_PCLK(2)
6.06
ns
D2
tw(pclkL)
Pulse duration, VOUT(x)_PCLK(2) low
Internal PLL 0.475P(1) - 0.3
ns
EXTPCLKIN
Y(3) - 0.45
ns
D3
tw(pclkH)
Pulse duration, VOUT(x)_PCLK(2) high
Internal PLL
0.475P(1) -0.3
ns
EXTPCLKIN
Z(4) - 0.45
ns
D4
td(pclkV-dataV)
Delay time, VOUT(x)_PCLK(2) transition to
VOUT(x)_DATA[23:0](2) transition
Internal PLL
-0.68
1.78
ns
EXTPCLKIN
-0.68
1.78
ns
D5
td(pclkV-ctrlL)
Delay time, VOUT(x)_PCLK(2) transition to control signals
VOUT(x)_VSYNC(2), VOUT(x)_HSYNC(2), VOUT(x)_DE(2)
falling edge
Internal PLL
-0.68
1.78
ns
EXTPCLKIN
-0.68
1.78
ns
(1)
P = VOUT(x)_PCLK cycle time in ns
(2)
x in VOUT(x) = 0
(3)
Y = tw(extpclkinL), parameter D7 from Table 6-45, DSS External Pixel Clock Timing Requirements
(4)
Z = tw(extpclkinH), parameter D8 from Table 6-45, DSS External Pixel Clock Timing Requirements
VOUT(x)_PCLK
VOUT(x)_VSYNC
VOUT(x)_HSYNC
VOUT(x)_DATA[23:0]
VOUT(x)_DE
data_1 data_2
data_n
D1
D2
D3
D5
D5
D4
D5
DPI_TIMING_01
VOUT
_PCLK
(x)
Falling-edge Clock Reference
Rising-edge Clock Reference
A.
The assertion of data can be programmed to occur on the falling or rising edge of the pixel clock. Refer to Display Subsystem (DSS)
section in Peripherals chapter in the device TRM.
B.
The polarity and pulse width of VOUT(x)_HSYNC and VOUT(x)_VSYNC are programmable, refer to Display Subsystem (DSS) section
in Peripherals chapter in the device TRM.
C.
The VOUT(x)_PCLK frequency is configurable, refer to Display Subsystem section in Peripherals chapter in the device TRM.
Figure 6-37. DSS Switching Characteristics
For more information, see Display Subsystem (DSS) and Peripherals section in Peripherals chapter of the
device TRM.
www.ti.com
AM67, AM67A
SPRSPA3A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
135
Product Folder Links: AM67 AM67A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com