Electronic Components Datasheet Search
  English  ▼

X  

TMPR4956C Datasheet(PDF) 79 Page - Toshiba Semiconductor

Part # TMPR4956C
Description  64-Bit TX System RISC TX49 Family
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 79 Page - Toshiba Semiconductor

Back Button TMPR4956C Datasheet HTML 75Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 76Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 77Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 78Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 79Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 80Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 81Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 82Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 83Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 286 page
background image
Chapter 3 TX49/H4 Core’s Registers
3-19
3.2.15
Config Register (Reg
#16)
The Config register is a read-only register; except for HALT, ICE
#, DCE# and K0 fields. This register
specifies various configuration options selected on the processor.
EC, BE, IC, DC, IB and DB fields are set by the hardware during reset and are included in this register
as read-only status bits for the software to access.
Figure 3.2.15 shows the format of the Config register and Table 3.2.16 describes the Config register
field.
31
30
28 27
24 23
19
18
17
16
15
14 13
12
11
9 8
6
5
4
3
2
0
0
EC
0
0
HALT
ICE
#
DCE
#
BE
1
0
IC
DC
IB
DB
0
K0
Figure 3.2.15 Config Register Format
Table 3.2.16 Config Register Field Descriptions
Bit(s)
Field Name
Description
Cold Reset
Read/Write
31
0
Reserved
0
Read
30:28
EC
GBUS clock rate
This bit indicates the divided rate of CPUCLK and GBUSCLK.
0: processor clock frequency divided by 2
1: processor clock frequency divided by 3
2: processor clock frequency divided by 4
3: processor clock frequency divided by 6
4: processor clock frequency divided by 3.5
5: processor clock frequency divided by 4.5
6: processor clock frequency divided by 5
7: processor clock frequency divided by 2.5
pin
Read
27:19
0
Reserved
0x0
Read
18
HALT
Wait mode
0: Halt
1: Doze
Indicates the power-down behavior of the processor when
WAIT instruction is executed. The processor stalls the
pipeline both in halt and doze mode. Cache snoops are
possible during Doze mode but not possible during Halt
mode. Halt mode reduces power consumption to a greater
extent than Doze mode.
0
Read/Write
17
ICE
#
Instruction Cache Enable
0: Instruction cache enable
1: Instruction cache disable
0
Read/Write
16
DCE
#
Data Cache Enable
0: Data cache enable
1: Data cache disable
0
Read/Write
15
BE
Big Endian
0: Little Endian
1: Big Endian
pin
Read
14:13
1
Reserved
11
Read
12
0
Reserved
0
Read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com