TMPR4956C datasheet(85/286 Pages) TOSHIBA

85 / 286 page

Chapter 3 TX49/H4 Core’s Registers

3-25

3.2.19

DEPC Register (Reg

#24)

The DEPC register holds the address where processing resumes after the debug exception routine has

finished. The address that has been loaded in the DEPC register is the virtual address of the instruction

that caused the debug exception. If the instruction is in the branch delay slot, the virtual address of the

immediately preceding branch or jump instruction is placed in this register. Execution of the DERET

instruction causes a jump to the address in the DEPC. If the DEPC is both written from software (by

MTC0) and by hardware (debug exception) then the DEPC is loaded by the value generated by the

hardware.

Figure 3.2.19 shows the formats of the DEPC register and Table 3.2.20 describes the DEPC register

field.

DEPC

(32-bit mode)

DEPC

(64-bit mode)

Figure 3.2.19 DEPC Register Formats

Table 3.2.20 DEPC Register Field Description

32-bit mode

Bit(s)

Field Name

Description

Cold Reset

Read/Write

31:0

DEPC

Debug exception program counter.

Undefined

Read/Write

64-bit mode

Bit(s)

Field Name

Description

Cold Reset

Read/Write

63:0

DEPC

Debug exception program counter.

Undefined

Read/Write

TMPR4956C Datasheet(PDF) 85 Page - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 85 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL