| Electronic Components Datasheet Search |
|
TMP88CS38 Datasheet(PDF) 134 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP88CS38 Datasheet(HTML) 134 Page - Toshiba Semiconductor |
|
134 / 226 page ![]() TMP88CS38/CM38A/CP38A 2007-09-12 88CS38-134 2.13.3 Control PWM output is controlled by PWM control register (PWMCR1A, PWMCR1B, PWMCR2A, PWMCR2B) and PWM data buffer register (PWMDBR1, PWMDBR2). PWM Control Register 1A 7 6 5 4 3 2 1 0 RESOLUTION PWMCR1A (00028H) − ABORT1 START3 START2 START1 START0 1 0 (Initial value: *000 0000) ABORT1 Abort PWM operation of channel 3 to 0 0: Operation 1: PWM abort (PWM outputs are fixed to a high level.) START3 Start channel 3 0: Stop 3 PWM 1: Start 3 PWM START2 Start channel 2 0: Stop 2 PWM 1: Start 2 PWM START1 Start channel 1 0: Stop 1 PWM 1: Start 1 PWM START0 Start channel 0 0: Stop 0 PWM 1: Start 0 PWM RESOLUTION1 Select channel 1 resolution 0: 14-bit resolution 1: 12-bit resolution RESOLUTION2 Select channel 0 resolution 0: 14-bit resolution 1: 12-bit resolution Write only Note 1: *: Don’t care Note 2 After set the ABORT1 to “1”, the ABORT1 is cleared to “0” automatically. Note 3: PWMCR1A is write-only register and cannot be used with any of the read-modify-write instructions such as SET, CLR, etc. PWM Control Register 1B 7 6 5 4 3 2 1 0 PWMCHS1 PWMCR1B (00029H) PWMHL (Initial value: **** *000) PWMCHS1 Select the PWM data latch of 12-bit PWM channel 00: Channel 0 01: Channel 1 10: Channel 2 11: Channel 3 PWMHL Select upper or lower data transfer buffer (PWMDBR1) 0: Lower 8 bits 1: Upper 4 bits or 6 bits Write only Note 1: *: Don’t care Note 2: PWMCR1B is write-only register and cannot be used with any of the read-modify-write instructions such as SET, CLR, etc. PWM Data Buffer Register 1 7 6 5 4 3 2 1 0 PWMDBR1 (0002AH) Write only (Initial value: 0000 0000) Note 1: PWMDBR1 is write-only register and cannot be used with any of the read-modify-write instructions such as SET, CLR, etc. Note 2: When operation mode is changed from STOP mode to NORMAL mode, PWMCR1A, PWMCR1B are initialized. Figure 2.13.3 PWM Control Register 1A/1B and PWM Data Buffer Register 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |