| Electronic Components Datasheet Search |
|
TPS65921 Datasheet(PDF) 46 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS65921 Datasheet(HTML) 46 Page - Texas Instruments |
|
46 / 70 page ![]() Sequence_Start REGEN VIO VPLL1 VDD2 VDD1 32K OUT CLK SYSEN CLKEN HFCLKOUT NRESPWRON 4608 ms battery detection 1068 ms - 3 MHz oscillator setting + clock switch 1099 ms for VDD2 stabilization and VDD1 start ramping 1179 ms for VIO stabilization 1022 ms for LDO stabilization and start DC-DC ramping 61 ms T1 29.053 ms 1175 ms for VDD1 stabilization 1179 ms for VIO stabilization 1.8 V 1.8 V 1.2 V 1.2 V SWCS048-019 32.410 ms TPS65921 SWCS048G – MARCH 2010 – REVISED SEPTEMBER 2014 www.ti.com 5.5.5.1 Switch On In MASTER_C021_GENERIC Mode Figure 5-8 describes the timing and control that must occur in Master_C021_Generic mode. Sequence_Start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in Figure 5-7. Figure 5-8. Timings—Switch On in Master_C021_Generic Mode PARAMETER MIN MAX UNIT T1 10 11 32k clock cycles 46 Detailed Description Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TPS65921 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |