AD4002 datasheet(18/39 Pages) AD

18 / 39 page

AD4002/AD4006/AD4010

Data Sheet

Rev. A | Page 18 of 39

THEORY OF OPERATION

COMP

CONTROL

LOGIC

SWITCHES CONTROL

BUSY

OUTPUT CODE

CNV

65,536C

131,072C

LSB

SW+

MSB

LSB

SW–

MSB

65,536C

131,072C

IN+

REF

GND

IN–

Figure 37. ADC Simplified Schematic

CIRCUIT INFORMATION

The AD4002/AD4006/AD4010 are high speed, low power, single-

supply, precise, 18-bit pseudo differential ADCs based on a SAR

architecture.

The AD4002 is capable of converting 2,000,000 samples per

second (2 MSPS), the AD4006 is capable of converting

1,000,000 samples per second (1 MSPS), and the AD4010 is

capable of converting 500,000 samples per second (500 kSPS).

The power consumption of the AD4002/AD4006/AD4010

scales with throughput because the devices power down in

between conversions. For example, when operating at 10 kSPS,

the devices typically consume 70 μW, making them ideal for

battery-powered applications. The AD4002/AD4006/AD4010

also have a valid first conversion after being powered down for

long periods, which can further reduce power consumed in

applications in which the ADC does not need to be constantly

converting.

The AD4002/AD4006/AD4010 provide the user with an on-chip

track-and-hold and do not exhibit any pipeline delay or latency,

making them ideal for multiplexed applications.

The AD4002/AD4006/AD4010 incorporate a multitude of

unique easy to use features that result in a lower system power

and smaller footprint.

The AD4002/AD4006/AD4010 each have an internal voltage

clamp that protects the device from overvoltage damage on the

analog inputs.

The analog input incorporates circuitry that reduces the nonlinear

charge kickback seen from a typical switched capacitor SAR input.

This reduction in kickback, combined with a longer acquisition

phase, allows the use of lower bandwidth and lower power

amplifiers as drivers. This combination has the additional benefit

of allowing a larger resistor value in the input RC filter and a

corresponding smaller capacitor, which results in a smaller RC load

for the amplifier, improving stability and power dissipation.

High-Z mode can be enabled via the SPI interface by programming

a register bit (see Table 14). When high-Z mode is enabled,

the ADC input has a low input charging current at low input

signal frequencies as well as improved distortion over a wide

frequency range up to 100 kHz. For frequencies greater than

100 kHz and multiplexing functionality, disable high-Z mode.

For single-supply applications, a span compression feature

creates additional headroom and footroom for the driving

amplifier to access the full range of the ADC.

The fast conversion time of the AD4002/AD4006/AD4010,

along with turbo mode, allows low clock rates to read back

conversions, even when running at their respective maximum

throughput rates. Note that, for the AD4002, the full throughput

rate of 2 MSPS can be achieved only with turbo mode enabled.

The AD4002/AD4006/AD4010 can interface with any 1.8 V to

5 V digital logic family. These devices are available in a 10-lead

MSOP or a tiny 10-lead LFCSP that allows space savings and

flexible configurations.

The AD4002/AD4006/AD4010 are pin for pin compatible with

some of the 14-/16-/18-/20-bit precision SAR ADCs listed in

Table 8.

Table 8. MSOP, LFCSP 14-/16-/18-/20-Bit Precision SAR ADCs

Bits

100 kSPS

250 kSPS

400 kSPS to

500 kSPS

≥1000 kSPS

201

Not

applicable

Not

applicable

AD40222

AD40202,

AD40212

181

AD7989-12

AD76912

AD40112,

AD76902,

AD7989-52

AD40032,

AD40072,

AD79822,

AD79842

183

AD40102

AD40022,

AD40062

161

AD7684

AD76872

AD76882,

AD76932,

AD79162

AD40012,

AD40052,

AD79152

AD4002 Datasheet(PDF) 18 Page - Analog Devices

AD4002 Datasheet(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Datasheet Download

Link URL