Electronic Components Datasheet Search
  English  ▼

X  

SH7672 Datasheet(PDF) 204 Page - Renesas Technology Corp

Part # SH7672
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
PDF  1292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7672 Datasheet(HTML) 204 Page - Renesas Technology Corp

Back Button SH7672 Datasheet HTML 200Page - Renesas Technology Corp SH7672 Datasheet HTML 201Page - Renesas Technology Corp SH7672 Datasheet HTML 202Page - Renesas Technology Corp SH7672 Datasheet HTML 203Page - Renesas Technology Corp SH7672 Datasheet HTML 204Page - Renesas Technology Corp SH7672 Datasheet HTML 205Page - Renesas Technology Corp SH7672 Datasheet HTML 206Page - Renesas Technology Corp SH7672 Datasheet HTML 207Page - Renesas Technology Corp SH7672 Datasheet HTML 208Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 1292 page
background image
Section 7
Bus State Controller (BSC)
Rev. 1.00 Nov. 14, 2007 Page 178 of 1262
REJ09B0437-0100
Bit
Bit Name
Initial
Value
R/W
Description
5
DMAIWA
0
R/W
Method of inserting wait states between access cycles
when DMA single address transfer is performed.
Specifies the method of inserting the idle cycles
specified by the DMAIW[2:0] bit. Clearing this bit will
make this LSI insert the idle cycles when another
device, which includes this LSI, drives the data bus
after an external device with DACK drove it. However,
when the external device with DACK drives the data
bus continuously, idle cycles are not inserted. Setting
this bit will make this LSI insert the idle cycles after an
access to an external device with DACK, even when
the continuous access cycles to an external device
with DACK are performed.
0: Idle cycles inserted when another device drives the
data bus after an external device with DACK drove
it.
1: Idle cycles always inserted after an access to an
external device with DACK
4
1
R
Reserved
This bit is always read as 1. The write value should
always be 1.
3, 2
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
1
HIZMEM
0
R/W
High-Z Memory Control
Specifies the pin state in software standby mode for
A25 to A0,
BS, CSn, CE2x, RD/WR, WEn/DQMxx, and
RD. At bus-released state, these pin are high-
impedance states regardless of the setting value of the
HIZMEM bit.
0: High impedance in software standby mode
1: Driven in software standby mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com