Electronic Components Datasheet Search
  English  ▼

X  

38K2 Datasheet(PDF) 241 Page - Renesas Technology Corp

Part # 38K2
Description  RENESAS 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38K2 Datasheet(HTML) 241 Page - Renesas Technology Corp

Back Button 38K2 Datasheet HTML 237Page - Renesas Technology Corp 38K2 Datasheet HTML 238Page - Renesas Technology Corp 38K2 Datasheet HTML 239Page - Renesas Technology Corp 38K2 Datasheet HTML 240Page - Renesas Technology Corp 38K2 Datasheet HTML 241Page - Renesas Technology Corp 38K2 Datasheet HTML 242Page - Renesas Technology Corp 38K2 Datasheet HTML 243Page - Renesas Technology Corp 38K2 Datasheet HTML 244Page - Renesas Technology Corp 38K2 Datasheet HTML 245Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 241 / 358 page
background image
2.12 Clock generating circuit
Rev.2.00
Oct 15, 2006
page 92 of 112
38K2 Group
REJ09B0338-0200
APPLICATION
2.12.3 Oscillation control
Either can be selected as an internal system clock between the following two by system clock selection
bit.
q Main clock f(XIN)
q fSYN (fUSB division clock)
Any one can be selected as an internal clock
φ among the following four by system clock division ratio
selection bits.
q f(XIN) or fSYN/8 (8-divide mode)
q f(XIN) or fSYN/4 (4-divide mode)
q f(XIN) or fSYN/2 (2-divide mode)
q f(XIN) or fSYN (Through mode)
(1)
Generation of internal clock f(
φφφφφ) using main clock f(XIN)
Table 2.12.1 shows the example of internal clock f(
φ) generation using main clock f(XIN); Figure
2.12.5 shows the related registers setting.
Table 2.12.1 Example of internal clock f(
φφφφφ) generation using main clock f(XIN)
System clock
6 MHZ
8 MHZ
12 MHZ
System clock division
ratio selection bits *
0 0
0 1
1 0
1 1
0 0
0 1
1 0
1 1
0 0
0 1
1 0
0.75 MHZ
1.5 MHZ
3 MHZ
6 MHZ
1 MHZ
2 MHZ
4 MHZ
8 MHZ
1.5 MHZ
3 MHZ
6 MHZ
Power source voltage
VCC [V]
3.00 to 5.25
4.00 to 5.25
f(
φ)
*: CPU mode register (bits 7,6)
Fig. 2.12.5 Related registers setting
b7
b0
01
CPU mode register
(CPUM: address 3B16)
0 : Main clock f(XIN)
b7 b6
0 0 :
φ = f(system clock)/8 (8-divide mode)
0 1 :
φ = f(system clock)/4 (4-divide mode)
1 0 :
φ = f(system clock)/2 (2-divide mode)
1 1 :
φ = f(system clock) (Through mode)
0
0
0
q Select main clock f(XIN) as system clock and set clock division mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com