Electronic Components Datasheet Search
  English  ▼

X  

38K2 Datasheet(PDF) 239 Page - Renesas Technology Corp

Part # 38K2
Description  RENESAS 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38K2 Datasheet(HTML) 239 Page - Renesas Technology Corp

Back Button 38K2 Datasheet HTML 235Page - Renesas Technology Corp 38K2 Datasheet HTML 236Page - Renesas Technology Corp 38K2 Datasheet HTML 237Page - Renesas Technology Corp 38K2 Datasheet HTML 238Page - Renesas Technology Corp 38K2 Datasheet HTML 239Page - Renesas Technology Corp 38K2 Datasheet HTML 240Page - Renesas Technology Corp 38K2 Datasheet HTML 241Page - Renesas Technology Corp 38K2 Datasheet HTML 242Page - Renesas Technology Corp 38K2 Datasheet HTML 243Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 358 page
background image
2.12 Clock generating circuit
Rev.2.00
Oct 15, 2006
page 90 of 112
38K2 Group
REJ09B0338-0200
APPLICATION
2.12 Clock generating circuit
This paragraph explains the registers setting method and the notes related to the clock generating circuit.
2.12.1 Memory map
Fig. 2.12.2 Structure of USB control register
2.12.2 Related registers
CPU mode register (CPUM)
USB control register (USBCON)
003B16
001016
0FF816
PLL control register (PLLCON)
Fig. 2.12.1 Memory map of registers related to clock generating circuit
b7 b6 b5 b4 b3 b2 b1 b0
RW
0
0
2
0
3
0
4
0
5
0
6
0
7
0
1
0
B
Function
At reset
Name
USB control register
Remote wakeup bit
TrON output control bit
TrON output enable bit
USB reference voltage
control bit
USB reference voltage
enable bit
USB difference input
enable bit
USB clock select bit
USB module operation
enable bit
0 : “L” output mode (valid in TRONE = “1”)
1 : “H” output mode (valid in TRONE = “1”)
0 : TrON port output disabled (Hi-Z state)
1 : TrON port output enabled
0 : Normal mode (valid in VREFE = “1”)
1 : Low current mode (valid in VREFE = “1”)
0 : USB reference voltage circuit operation disabled
1 : USB reference voltage circuit operation enabled
0 : Upstream-port difference input circuit operation disabled
1 : Upstream--port difference input circuit operation enabled
0 : External oscillating clock f(XIN)
1 : PLL circuit output clock fVCO
0 : USB module reset
1 : USB module operation enabled
0 : Returning to BUS idle state by writing “1” first
and then “0”. (Remote wakeup signal)
1 : K-state output
USB control register (USBCON)
[Address 1016]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com