38K2 datasheet(327/358 Pages) RENESAS

327 / 358 page

3.4 List of registers

Rev.2.00

Oct 15, 2006

page 66 of 99

38K2 Group

REJ09B0338-0200

APPENDIX

RXB_FULL

TXB_EMPTY

MC_STS

[1:0]

(Note 2)

b7:b4

000

–

(Note 3)

(Note 4)

–

EXB interrupt source register (EXBIREQ) [address 003116] (Note 1)

Bit name

Bit symbol

At reset

Function

H/W

S/W

–

–: State remaining

Receive buffer full bit

Transmit buffer empty bit

Memory channel status bits

Not used

0 : Receive buffer empty

1 : Receive buffer full

0 : Transmit buffer full

1 : Transmit buffer empty

b3b2

0 0 : Memory channel operation stopped

0 1 : Memory channel being operating;

No external access

1 0 : Memory channel being operating;

External accessing

1 1 : Memory channel operation end; Memory

channel operation end interrupt generated

Write “0” when writing.

“0” is read when reading.

Notes 1: When the the ExA1 pin control bit of external I/O configuration register is “1”, the external MCU bus can read this

2: The memory channel status bits indicate the status of memory channel. In MC_ENB = “0” these bits are always

“002”. When the memory channel operation ends, these bits are set to “112” and the memory channel operation

end interrupt is generated.

These bits can be read out during operation, so that it will show that whether the external MCU bus is accessing

or not.

3: This bit is cleared to “0” when reading the transmit/receive buffer register in the CPU channel receive enable bit =

“1” or when the CPU channel receive enable bit is “0”.

4: This bit is cleared to “0” when writing to the transmit/receive buffer register in the CPU channel transmit enable bit

= “1” or when the CPU channel transmit enable bit is “0”.

Fig. 3.4.66 Structure of EXB interrupt source register

INDEX

[2:0]

b7:b3

–

EXB index register (EXBINDEX) [address 003316]

000

Bit name

Bit symbol

At reset

Function

H/W

S/W

Index bits

Not used

The accessible register, using the register window,

depends on these index bits contents as follows:

b2b1b0

0 0 0 : External I/O configuration register

0 0 1 : Transmit/Receive buffer register

0 1 0 : Memory channel operation mode register

0 1 1 : Memory address counter

1 0 0 : End address register

1 0 1 : Do not set.

1 1 0 : Do not set.

1 1 1 : Do not set.

Write “0” when writing.

“0” is read when reading.

–: State remaining

Fig. 3.4.67 Structure of EXB index register

38K2 Datasheet(PDF) 327 Page - Renesas Technology Corp

38K2 Datasheet(HTML) 327 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL