HD64F2621 datasheet(43/1069 Pages) RENESAS

43 / 1069 page

Section 1 Overview

Rev. 5.00 Jan 10, 2006 page 19 of 1042

REJ09B0275-0500

Type

Symbol

I/O

Pin Name

Function

Operating

mode control

MD2 to

MD0

Input

Mode pins

These pins set the operating mode.

The relation between the settings of

pins MD2 to MD0 and the operating

mode is shown below. Inputs at these

pins should not be changed during

operation.

MD2

MD1

MD0

Operating Mode

000

—

100Mode 4

Mode 5

Mode 6

Mode 7

System

control

RES

Input

Reset input

When this pin is driven low, the chip is

reset.

STBY

Input

Standby

When this pin is driven low, a

transition is made to hardware standby

mode.

BREQ

Input

Bus request

Used by an external bus master to

issue a bus request to the chip.

BREQO

Output

Bus request

output

External bus request signal used when

an internal bus master accesses

external space in the external bus-

released state.

BACK

Output

Bus request

acknowledge

Indicates that the bus has been

released to an external bus master.

FWE

Input

Flash write enable Pin for use by flash memory

Interrupts

NMI

Input

Nonmaskable

interrupt

Requests a nonmaskable interrupt. If

this pin is not used, it should be fixed

high.

IRQ5 to

IRQ0

Input

Interrupt request

5 to 0

These pins request a maskable

interrupt.

Address bus

A23 to A0

Output

Address bus

These pins output address signals.

HD64F2621 Datasheet(PDF) 43 Page - Renesas Technology Corp

HD64F2621 Datasheet(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL