Electronic Components Datasheet Search
  English  ▼

X  

HD64F2621 Datasheet(PDF) 75 Page - Renesas Technology Corp

Part # HD64F2621
Description  16-Bit Single-Chip Microcomputer
PDF  1069 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2621 Datasheet(HTML) 75 Page - Renesas Technology Corp

Back Button HD64F2621 Datasheet HTML 71Page - Renesas Technology Corp HD64F2621 Datasheet HTML 72Page - Renesas Technology Corp HD64F2621 Datasheet HTML 73Page - Renesas Technology Corp HD64F2621 Datasheet HTML 74Page - Renesas Technology Corp HD64F2621 Datasheet HTML 75Page - Renesas Technology Corp HD64F2621 Datasheet HTML 76Page - Renesas Technology Corp HD64F2621 Datasheet HTML 77Page - Renesas Technology Corp HD64F2621 Datasheet HTML 78Page - Renesas Technology Corp HD64F2621 Datasheet HTML 79Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 1069 page
background image
Section 2 CPU
Rev. 5.00 Jan 10, 2006 page 51 of 1042
REJ09B0275-0500
Type
Instruction
Size*
1
Function
Block data
transfer
instruction
EEPMOV.B
EEPMOV.W
—
—
if R4L
≠ 0 then
Repeat @ER5+
→ @ER6+
R4L–1
→ R4L
Until R4L = 0
else next;
if R4
≠ 0 then
Repeat @ER5+
→ @ER6+
R4–1
→ R4
Until R4 = 0
else next;
Transfers a data block according to parameters set in
general registers R4L or R4, ER5, and ER6.
R4L or R4: size of block (bytes)
ER5: starting source address
ER6: starting destination address
Execution of the next instruction begins as soon as the
transfer is completed.
Notes: 1. Size refers to the operand size.
B: Byte
W: Word
L: Longword
2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
2.6.4
Basic Instruction Formats
The H8S/2626 Group and H8S/2623 Group instructions consist of 2-byte (1-word) units. An
instruction consists of an operation field (op field), a register field (r field), an effective address
extension (EA field), and a condition field (cc).
(1) Operation Field: Indicates the function of the instruction, the addressing mode, and the
operation to be carried out on the operand. The operation field always includes the first four bits of
the instruction. Some instructions have two operation fields.
(2) Register Field: Specifies a general register. Address registers are specified by 3 bits, data
registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register
field.
(3) Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute
address, or a displacement.
(4) Condition Field: Specifies the branching condition of Bcc instructions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com