Electronic Components Datasheet Search
  English  ▼

X  

H83065 Datasheet(PDF) 170 Page - Renesas Technology Corp

Part # H83065
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  963 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H83065 Datasheet(HTML) 170 Page - Renesas Technology Corp

Back Button H83065 Datasheet HTML 166Page - Renesas Technology Corp H83065 Datasheet HTML 167Page - Renesas Technology Corp H83065 Datasheet HTML 168Page - Renesas Technology Corp H83065 Datasheet HTML 169Page - Renesas Technology Corp H83065 Datasheet HTML 170Page - Renesas Technology Corp H83065 Datasheet HTML 171Page - Renesas Technology Corp H83065 Datasheet HTML 172Page - Renesas Technology Corp H83065 Datasheet HTML 173Page - Renesas Technology Corp H83065 Datasheet HTML 174Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 963 page
background image
Section 6 Bus Controller
Rev. 4.00 Jan 26, 2006 page 148 of 938
REJ09B0276-0400
Table 6.3
Bus Specifications for Each Area (Basic Bus Interface)
ABWCR ASTCR
WCRH/WCRL
Bus Specifications (Basic Bus Interface)
ABWn
ASTn
Wn1
Wn0
Bus Width
Access States
Program Wait States
00
——
16
2
0
100
3
0
11
10
2
13
10
——
82
0
100
3
0
11
10
2
13
Note:
n = 7 to 0
6.3.3
Memory Interfaces
The H8/3067 Group memory interfaces comprise a basic bus interface that allows direct
connection of ROM, SRAM, and so on; a DRAM interface that allows direct connection of
DRAM; and a burst ROM interface that allows direct connection of burst ROM. The interface can
be selected independently for each area.
An area for which the basic bus interface is designated functions as normal space, an area for
which the DRAM interface is designated functions as DRAM space, and area 0 for which the burst
ROM interface is designated functions as burst ROM space.
6.3.4
Chip Select Signals
For each of areas 0 to 7, the H8/3067 Group can output a chip select signal (
CS
0 to CS7) that goes
low when the corresponding area is selected in expanded mode. Figure 6.4 shows the output
timing of a
CSn signal.
Output of
CS
CS
CS
CS
0 to CS
CS
CS
CS
3: Output of CS0 to CS3 is enabled or disabled in the data direction register
(DDR) of the corresponding port.
In the expanded modes with on-chip ROM disabled, a reset leaves pin
CS
0 in the output state and
pins
CS
1 to CS3 in the input state. To output chip select signals CS1 to CS3, the corresponding DDR
bits must be set to 1. In the expanded modes with on-chip ROM enabled, a reset leaves pins
CS
0 to



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com