7534 datasheet(45/221 Pages) RENESAS

45 / 221 page

HARDWARE

7534 Group

FUNCTIONAL DESCRIPTION

Rev.3.00

Oct 23, 2006

page 32 of 55

REJ09B0178-0300

Fig. 33 Structure of serial I/O1-related registers (5)

UART control register

(UARTCON: address 001B16)

Character length selection bit

0: 8 bits

1: 7 bits

Parity enable bit

0: Parity checking disabled

1: Parity checking enabled

Parity selection bit

0: Even parity

1: Odd parity

Stop bit length selection bit

0: 1 stop bit

1: 2 stop bits

P-channel output disable bit

0: CMOS output

1: N-channel open-drain output

Not used (returns “1” when read)

CPU read: Disabled

CPU write: Set/Clear

Hardware read: Used

Hardware write: Not used

Serial I/O1 control register

(SIO1CON: address 001A16)

BRG count source selection bit

0: f(XIN)

1: f(XIN)/4

Not used (returns “1” when read)

Continuous transmit valid bit

0: Continuous transmit invalid

1: Continuous transmit valid

Transmit interrupt source selection bit

0: Interrupt when transmit buffer has

emptied

1: Interrupt when transmit shift

operation is completed

Transmit enable bit

0: Transmit disabled

1: Transmit enabled

Receive enable bit

0: Receive disabled

1: Receive enabled

Serial I/O1 mode selection bits

00: I/O port

01: Not available

10: UART mode

11: USB mode

CPU read: Disabled

CPU write: Set/Clear

Hardware read: Used

Hardware write: Not used

CPU read: Disabled

CPU write: Set/Clear

Hardware read: Used

Hardware write: Not used

7534 Datasheet(PDF) 45 Page - Renesas Technology Corp

7534 Datasheet(HTML) 45 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL