Electronic Components Datasheet Search
  English  ▼

X  

7534 Datasheet(PDF) 8 Page - Renesas Technology Corp

Part # 7534
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  221 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7534 Datasheet(HTML) 8 Page - Renesas Technology Corp

Back Button 7534 Datasheet HTML 4Page - Renesas Technology Corp 7534 Datasheet HTML 5Page - Renesas Technology Corp 7534 Datasheet HTML 6Page - Renesas Technology Corp 7534 Datasheet HTML 7Page - Renesas Technology Corp 7534 Datasheet HTML 8Page - Renesas Technology Corp 7534 Datasheet HTML 9Page - Renesas Technology Corp 7534 Datasheet HTML 10Page - Renesas Technology Corp 7534 Datasheet HTML 11Page - Renesas Technology Corp 7534 Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 221 page
background image
List of figures
7534 Group
Rev.3.00
Oct 23, 2006
page 4 of 9
REJ09B0178-0300
List of figures
CHAPTER 1 HARDWARE
Fig. 1 Pin configuration of M37534M4-XXXFP, M37534E8FP .................................................... 2
Fig. 2 Pin configuration of M37534M4-XXXGP, M37534E4GP .................................................. 3
Fig. 3 Pin configuration of M37534RSS, M37534M4-XXXSP, M37534E8SP ........................... 4
Fig. 4 Functional block diagram (PRSP0036GA-A package type) ............................................. 5
Fig. 5 Functional block diagram (PLQP0032GB-A package type) ............................................. 6
Fig. 6 Functional block diagram (PRDP0042BA-A package type) ............................................. 7
Fig. 7 Memory expansion plan ........................................................................................................ 9
Fig. 8 740 Family CPU register structure .................................................................................... 10
Fig. 9 Register push and pop at interrupt generation and subroutine call ............................ 11
Fig. 10 Structure of CPU mode register ...................................................................................... 13
Fig. 11 Switching method of CPU mode register ....................................................................... 13
Fig. 12 Memory map diagram ....................................................................................................... 14
Fig. 13 Memory map of special function register (SFR) ........................................................... 15
Fig. 14 Structure of pull-up control register ................................................................................ 16
Fig. 15 Structure of port P1P3 control register .......................................................................... 16
Fig. 16 Block diagram of ports (1) ............................................................................................... 18
Fig. 17 Block diagram of ports (2) ............................................................................................... 19
Fig. 18 Interrupt control .................................................................................................................. 21
Fig. 19 Structure of Interrupt-related registers ........................................................................... 21
Fig. 20 Connection example when using key input interrupt and port P0 block diagram ... 22
Fig. 21 Structure of timer X mode register ................................................................................. 23
Fig. 22 Timer count source set register ...................................................................................... 23
Fig. 23 Block diagram of timer X, timer 1 and timer 2 ............................................................. 24
Fig. 24 Block diagram of UART serial I/O1 ................................................................................ 25
Fig. 25 Operation of UART serial I/O1 function ......................................................................... 25
Fig. 26 Continuous transmission operation of UART serial I/O ............................................... 26
Fig. 27 USB mode block diagram ................................................................................................ 27
Fig. 28 USB transceiver block diagram ....................................................................................... 27
Fig. 29 Structure of serial I/Orelated registers (1) ..................................................................... 28
Fig. 30 Structure of serial I/O1-related registers (2) ................................................................. 29
Fig. 31 Structure of serial I/O1-related registers (3) ................................................................. 30
Fig. 32 Structure of serial I/O1-related registers (4) ................................................................. 31
Fig. 33 Structure of serial I/O1-related registers (5) ................................................................. 32
Fig. 34 Structure of serial I/O2 control registers ........................................................................ 34
Fig. 35 Block diagram of serial I/O2 ............................................................................................ 34
Fig. 36 Serial I/O2 timing (LSB first) ........................................................................................... 35
Fig. 37 Structure of A/D control register ..................................................................................... 36
Fig. 38 Structure of A/D conversion register .............................................................................. 36
Fig. 39 Block diagram of A/D converter ...................................................................................... 36
Fig. 40 Block diagram of watchdog timer .................................................................................... 37
Fig. 41 Structure of watchdog timer control register ................................................................. 37
Fig. 42 Example of reset circuit .................................................................................................... 38
Fig. 43 Timing diagram at reset ................................................................................................... 38
Fig. 44 Internal status of microcomputer at reset ...................................................................... 39
Fig. 45 External circuit of ceramic resonator .............................................................................. 40
Fig. 46 External clock input circuit ............................................................................................... 40
Fig. 47 Structure of MISRG ........................................................................................................... 40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com