Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 385 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 385 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 381Page - Renesas Technology Corp SH7713 Datasheet HTML 382Page - Renesas Technology Corp SH7713 Datasheet HTML 383Page - Renesas Technology Corp SH7713 Datasheet HTML 384Page - Renesas Technology Corp SH7713 Datasheet HTML 385Page - Renesas Technology Corp SH7713 Datasheet HTML 386Page - Renesas Technology Corp SH7713 Datasheet HTML 387Page - Renesas Technology Corp SH7713 Datasheet HTML 388Page - Renesas Technology Corp SH7713 Datasheet HTML 389Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 385 / 904 page
background image
Section 12 Bus State Controller (BSC)
Rev.1.50 Aug. 30, 2006 Page 345 of 860
REJ09B0288-0150
Bit
Bit Name
Initial
Value
R/W
Description
0
HIZCNT
0
R/W
High-Z Control
Specifies the state in standby mode and bus released for
CKIO, CKIO2, CKE,
RAS, and CAS.
0: High impedance in standby mode and bus released for
CKIO, CKIO2, CKE,
RAS, and CAS.
1: Driven in standby mode and bus released for CKIO,
CKIO2, CKE,
RAS, and CAS.
Note: If one of clock operating modes 4 to 6 is set, CKIO,
CKIO2, CKE,
RAS, and CAS should be driven in
standby mode and bus released.
Note:
*
The external pin (MD5) for specifying endian is sampled on power-on reset. When big
endian is specified, this bit is read as 0 and when little endian is specified, this bit is
read as 1.
12.4.2
CSn Space Bus Control Register (CSnBCR) (n = 0, 2, 3, 4, 5A, 5B, 6A, 6B)
CSnBCR specifies the type of memory connected to each space, data-bus width of each space, and
the number of wait cycles between access cycles.
Do not access external memory other than area 0 until the CSnBCR initialization is completed.
Bit
Bit Name
Initial
Value
R/W
Description
31
0
R
Reserved
This bit is always read as 0. The write value should always
be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com