Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 632 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 632 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 628Page - Renesas Technology Corp SH7713 Datasheet HTML 629Page - Renesas Technology Corp SH7713 Datasheet HTML 630Page - Renesas Technology Corp SH7713 Datasheet HTML 631Page - Renesas Technology Corp SH7713 Datasheet HTML 632Page - Renesas Technology Corp SH7713 Datasheet HTML 633Page - Renesas Technology Corp SH7713 Datasheet HTML 634Page - Renesas Technology Corp SH7713 Datasheet HTML 635Page - Renesas Technology Corp SH7713 Datasheet HTML 636Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 632 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 592 of 860
REJ09B0288-0150
Bit
Bit Name
Initial
Value
R/W
Description
11
10
9
8
FL3
FL2
FL1
FL0
0
0
0
0
R/W
R/W
R/W
R/W
Frame Length
00xx: Slot length is 8 bits and frame length is 8 bits
0100: Slot length is 8 bits and frame length is 16 bits
0101: Slot length is 8 bits and frame length is 32 bits
0110: Slot length is 8 bits and frame length is 64 bits
0111: Slot length is 8 bits and frame length is 128 bits
10xx: Slot length is 16 bits and frame length is 16 bits
1100: Slot length is 16 bits and frame length is 32 bits
1101: Slot length is 16 bits and frame length is 64 bits
1110: Slot length is 16 bits and frame length is 128 bits
1111: Slot length is 16 bits and frame length is 256 bits
Notes: 1. When slot length is specified as 8 bits, control
data cannot be transmitted or received.
2. When LSB is first transmitted or received,
control data cannot be transmitted or received.
x: Don't care
7
TXDIZ
0
R/W
High-Impedance Output when Transmission is Invalid
Specifies high-impedance output when transmission is
invalid.
0: High output (1 output) when invalid
1: High-impedance output when invalid
Note: Invalid means when disabled, and when a slot that
is not assigned as transmit data or control data is
being transmitted.
6
LSBF
0
R/W
LSB-First Transmission/Reception
Selects the bit order of a transmit/receive frame.
0: MSB-first
1: LSB-first
5
RCIM
0
R/W
Receive Control Data Interrupt Mode
Selects the set timing of the RCRDY bit in SISTR.
0: Sets the RCRDY bit in SISTR when the contents of
SIRCR change.
1: Sets the RCRDY bit in SISTR each time when SIRCR
receives control data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com