Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 634 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 634 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 630Page - Renesas Technology Corp SH7713 Datasheet HTML 631Page - Renesas Technology Corp SH7713 Datasheet HTML 632Page - Renesas Technology Corp SH7713 Datasheet HTML 633Page - Renesas Technology Corp SH7713 Datasheet HTML 634Page - Renesas Technology Corp SH7713 Datasheet HTML 635Page - Renesas Technology Corp SH7713 Datasheet HTML 636Page - Renesas Technology Corp SH7713 Datasheet HTML 637Page - Renesas Technology Corp SH7713 Datasheet HTML 638Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 634 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 594 of 860
REJ09B0288-0150
Bit
Bit Name
Initial
Value
R/W
Description
2
1
0
BRDV2
BRDV1
BRDV0
0
0
0
R/W
R/W
R/W
Baud Rate Generator’s Division Ratio Setting (BRDV)
Set the frequency division ratio BRDV for the output stage
of the baud rate generator. The final frequency division ratio
of the baud rate generator is determined by BRPS
× BRDV
(maximum 1/1024).
000: Prescalar output
× 1/2
001: Prescalar output
× 1/4
010: Prescalar output
× 1/8
011: Prescalar output
× 1/16
100: Prescalar output
× 1/32
Note:
Other than above is reserved (setting prohibited).
17.3.3
Serial Transmit Data Assign Register (SITDAR)
SITDAR is used to specify the position of the transmit data in a frame (slot number). SITDAR is
initialized by a power-on reset and software reset.
Bit
Bit Name
Initial
Value
R/W
Description
15
TDLE
0
R/W
Transmit Left Channel Data Enable
0: Disables left channel data transmission
1: Enables left channel data transmission
14 to 12
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
11
10
9
8
TDLA3
TDLA2
TDLA1
TDLA0
0
0
0
0
R/W
R/W
R/W
R/W
Transmit Left Channel Data Assigns
Specify the position of left-channel data in transmit frame
as B
′0000 to B′1110. Transmit data for the left channel is
specified in bits SITDL15 to SITDL0 in SITDR.
Note: If the TDLA3 to TDLA0 bits are set to B
′1111,
operation is not guaranteed.
7
TDRE
0
R/W
Transmit Right Channel Data Enable
0: Disables right channel data transmission
1: Enables right channel data transmission



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com