Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 638 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 638 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 634Page - Renesas Technology Corp SH7713 Datasheet HTML 635Page - Renesas Technology Corp SH7713 Datasheet HTML 636Page - Renesas Technology Corp SH7713 Datasheet HTML 637Page - Renesas Technology Corp SH7713 Datasheet HTML 638Page - Renesas Technology Corp SH7713 Datasheet HTML 639Page - Renesas Technology Corp SH7713 Datasheet HTML 640Page - Renesas Technology Corp SH7713 Datasheet HTML 641Page - Renesas Technology Corp SH7713 Datasheet HTML 642Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 638 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 598 of 860
REJ09B0288-0150
17.3.6
SIOF Control Register (SICTR)
SICTR is used to set the SIOF operating state. SICTR is initialized by a power-on reset or
software reset.
Bit
Bit Name
Initial
Value
R/W
Description
15
SCKE
0
R/W
Serial Clock Output Enable
This bit is valid in master mode. If this bit is set to 1, the
SIOF initializes the baud rate generator and initiates the
operation. At the same time, the SIOF outputs the clock
generated in the baud rate generator to the SCK_SIO pin.
0: Disables the SCK_SIO output (outputs 0)
1: Enables the SCK_SIO output
14
FSE
0
R/W
Frame Synchronous Signal Output Enable
This bit is valid in master mode. If this bit is set to 1, the
SIOF initializes the frame counter and initiates the
operation.
0: Disables the SIOFSYNC output (outputs 0)
1: Enables the SIOFSYNC output
13 to 10
—
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
9
TXE
0
R/W
Transmission Enable
This bit setting becomes valid at the start of the next frame
(at the rising edge of the SIOFSYNC signal) and when
valid data is stored in the transmit FIFO. When the 1
setting for this bit becomes valid, the SIOF issues a
transmission transfer request according to the setting of
the TFWM bit in SIFCTR. When transmit data is stored in
the transmit FIFO, transmission of data from the TXD_SIO
pin begins. This bit is initialized by a transmit reset.
0: Disables data transmission from TXD_SIO (outputs 1)
1: Enables data transmission from TXD_SIO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com