| Electronic Components Datasheet Search |
|
SH7713 Datasheet(PDF) 297 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 Datasheet(HTML) 297 Page - Renesas Technology Corp |
|
297 / 904 page ![]() Section 8 Interrupt Controller (INTC) Rev.1.50 Aug. 30, 2006 Page 257 of 860 REJ09B0288-0150 Bit Bit Name Initial Value R/W Description 2 1 0 0 R R Reserved This bit is always read as 0. The write value should always be 0. 0 EINT0R 0 R EINT0 Interrupt Request Indicates whether the EINT0 (E-DMAC) interrupt request is generated. 0: EINT0 interrupt request is not generated 1: EINT0 interrupt request is generated 8.4.10 Interrupt Request Register 7 (IRR7) IRR7 is an 8-bit register that indicates whether an interrupt request from the SIOF0 is generated. This register is initialized to H'00 by a power-on reset or manual reset, but is not initialized in standby mode. Bit Bit Name Initial Value R/W Description 7 CCI0R 0 R CCI0 Interrupt Request Indicates whether the CCI0 (SIOF0) interrupt request is generated. 0: CCI0 interrupt request is not generated 1: CCI0 interrupt request is generated 6 RXI0R 0 R RXI0 Interrupt Request Indicates whether the RXI0 (SIOF0) interrupt request is generated. 0: RXI0 interrupt request is not generated 1: RXI0 interrupt request is generated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |