Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 657 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 657 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 653Page - Renesas Technology Corp SH7721 Datasheet HTML 654Page - Renesas Technology Corp SH7721 Datasheet HTML 655Page - Renesas Technology Corp SH7721 Datasheet HTML 656Page - Renesas Technology Corp SH7721 Datasheet HTML 657Page - Renesas Technology Corp SH7721 Datasheet HTML 658Page - Renesas Technology Corp SH7721 Datasheet HTML 659Page - Renesas Technology Corp SH7721 Datasheet HTML 660Page - Renesas Technology Corp SH7721 Datasheet HTML 661Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 657 / 1524 page
background image
Section 18
Serial Communication Interface with FIFO (SCIF)
Rev. 3.00 Jan. 18, 2008 Page 595 of 1458
REJ09B0033-0300
18.3.6
Serial Control Register (SCSCR)
SCSCR is a 16-bit readable/writable register that operates the SCI transmitter/receiver,
enables/disables interrupt requests, and selects the transmit/receive clock source.
Bit
Bit Name
Initial Value R/W
Description
15
TDRQE
0
R/W
Transmit Data Transfer Request Enable
Selects whether to issue the transmit-FIFO-data-
empty interrupt request or DMA transfer request when
TIE = 1 and transmit FIFO empty interrupt is
generated at the transmission.
0: Interrupt request is issued to CPU
1: Transmit data transfer request is issued to DMAC
14
RDRQE
0
R/W
Receive Data Transfer Request Enable
Selects whether to issue the receive-FIFO-data-full
interrupt or DMA transfer request when RIE = 1 and
receive FIFO data full interrupt is generated at the
reception.
0: Interrupt request is issued to CPU
1: Receive data transfer request is issued to DMAC
13,12
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
11
TSIE
0
R/W
Transmit Data Stop Interrupt Enable
Enables or disables the generation of the transmit-
data-stop interrupt requested when the TSE bit in
SCFCR is enabled and the TSF flag in SCSSR is set
to 1.
0: The transmit-data-stop-interrupt disabled*
1: The transmit-data-stop-interrupt enabled
Note:
*
The transmit data stop interrupt request is
cleared by reading the TSF flag after it has
been set to 1, then clearing the flag to 0,
or clearing the TSIE bit to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com