Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 663 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 663 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 659Page - Renesas Technology Corp SH7721 Datasheet HTML 660Page - Renesas Technology Corp SH7721 Datasheet HTML 661Page - Renesas Technology Corp SH7721 Datasheet HTML 662Page - Renesas Technology Corp SH7721 Datasheet HTML 663Page - Renesas Technology Corp SH7721 Datasheet HTML 664Page - Renesas Technology Corp SH7721 Datasheet HTML 665Page - Renesas Technology Corp SH7721 Datasheet HTML 666Page - Renesas Technology Corp SH7721 Datasheet HTML 667Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 663 / 1524 page
background image
Section 18
Serial Communication Interface with FIFO (SCIF)
Rev. 3.00 Jan. 18, 2008 Page 601 of 1458
REJ09B0033-0300
Bit
Bit Name Initial Value R/W
Description
8
TSF
0
R/(W)* Transmit Data Stop Flag
Indicates that the number of transmit data matches the
value set in SCTDSR.
0: Transmit data number does not match the value set
in SCTDSR
[Clearing conditions]
• Power-on reset, manual reset
• Writing 0 after reading TSF = 1
1: Transmit data number matches the value set in
SCTDSR
7
ER
0
R/(W)* Receive Error
Indicates that a framing error or parity error occurred
during reception in asynchronous mode.*
1
0: Receive is normally completed without any framing or
parity error
[Clearing conditions]
Power-on reset, manual reset
ER is read as 1, then written to with 0.
1: A framing error or a parity error has occurred during
receiving
[Setting conditions]
• The stop bit is 0 after checking whether or not the
last stop bit of the received data is 1 at the end of
one-data receive.*
2
• The total number of 1's in the received data and in
the parity bit does not match the even/odd parity
specification specified by the O/
E bit in the SCSMR.
Notes: 1. Indicates clearing the RE bit to 0 in SCSCR
does not affect the ER bit, which retains its
previous value. Even if a receive error
occurs, the received data is transferred to
SCFRDR and the receive operation is
continued. Whether or not the data read
from SCRDR includes a receive error can
be detected by the FER and PER bits in
SCSSR.
2. n the stop mode, only the first stop bit is
checked; the second stop bit is not checked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com