Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 690 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 690 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 686Page - Renesas Technology Corp SH7721 Datasheet HTML 687Page - Renesas Technology Corp SH7721 Datasheet HTML 688Page - Renesas Technology Corp SH7721 Datasheet HTML 689Page - Renesas Technology Corp SH7721 Datasheet HTML 690Page - Renesas Technology Corp SH7721 Datasheet HTML 691Page - Renesas Technology Corp SH7721 Datasheet HTML 692Page - Renesas Technology Corp SH7721 Datasheet HTML 693Page - Renesas Technology Corp SH7721 Datasheet HTML 694Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 690 / 1524 page
background image
Section 18
Serial Communication Interface with FIFO (SCIF)
Rev. 3.00 Jan. 18, 2008 Page 628 of 1458
REJ09B0033-0300
No
Yes
Wait
1. Be sure to set the TFRST bit in
SCFCR to 1, to reset the FIFOs.
2. Set the clock selection in SCSCR.
Be sure to clear bits RIE, TIE, TE,
and RE to 0.
3. Set the clock source selection in
SCSMR.
4. Write a value corresponding to the
bit rate into SCBRR.
5. Clear the TFRST and RFRST bits in
SCFCR to 0.
6. Set the transmit trigger number, write
transmit data exceeding the transmit
trigger setting number, and clear the
TDFE flag to 0 after reading it.
7. Wait one bit interval.
Initialization
Clear TE and RE bits in SCSCR to 0
Set TFRST and RFRST bits in
SCFCR to 1
Set CKE1 and CKE0 bits in SCSCR
(leaving TE and RE bits cleared to 0)
Set C/A bit in SCSMR to 1
Set CKS1 and CKS0 bits
Set value in SCBRR
Clear TFRST and RFRST bits to 0
Set transmit trigger number in TTRG1
and TTRG0 in SCFCR, write transmit
data exceeding transmit trigger
setting number, and clear TDFE
flag to 0 after reading 1 from it
1-bit interval elapsed?
End
1
2
3
4
5
6
7
Figure 18.13
Sample SCIF Initialization Flowchart (3)
(Simultaneous Transmission and Reception)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com