Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 686 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 686 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 682Page - Renesas Technology Corp SH7721 Datasheet HTML 683Page - Renesas Technology Corp SH7721 Datasheet HTML 684Page - Renesas Technology Corp SH7721 Datasheet HTML 685Page - Renesas Technology Corp SH7721 Datasheet HTML 686Page - Renesas Technology Corp SH7721 Datasheet HTML 687Page - Renesas Technology Corp SH7721 Datasheet HTML 688Page - Renesas Technology Corp SH7721 Datasheet HTML 689Page - Renesas Technology Corp SH7721 Datasheet HTML 690Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 686 / 1524 page
background image
Section 18
Serial Communication Interface with FIFO (SCIF)
Rev. 3.00 Jan. 18, 2008 Page 624 of 1458
REJ09B0033-0300
Figure 18.10 shows an example of the operation when modem control is used.
CTS
Transmission stops
when
CTS goes high
Transmission starts again
when
CTS goes low
0
D0
D1
D6
D7
0/1
0
D0
D1
D6
D7
0/1
Start
bit
Transmit data
TxD
Parity
bit
Stop
bit
Start
bit
Figure 18.10
Example of
CTS Control Operation
When modem control is enabled, the
RTS signal goes high after the number of receive FIFO
(SCFRDR) has exceeded the number of
RTS output triggers.
RTS
RTS goes high when receive data is
at least number of
RTS output trigger
0D0
D1
D6
D7
0/1
Start
bit
Transmit data
TxD
Parity
bit
Stop
bit
RTS goes low when receive data is
less than number of
RTS output trigger
Figure 18.11
Example of
RTS Control Operation
18.4.3
Synchronous Mode
Operation in synchronous mode is described below.
The SCIF has 64-stage FIFO buffers for both transmission and reception, reducing the CPU
overhead and enabling fast, continuous communication to be performed.
The operating clock source is selected using the serial mode register (SCSMR). The SCIF clock
source is determined by the CKE1 and CKE0 bits in the serial control register (SCSCR).
• Transmit/receive format: Fixed 8-bit data
• Indication of the number of data bytes stored in the transmit and receive FIFO registers
• Internal clock or external clock used as the SCIF clock source
When the internal clock is selected:
The SCIF operates on the baud rate generator clock and outputs a serial clock from SCK pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com