Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 685 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 685 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 681Page - Renesas Technology Corp SH7721 Datasheet HTML 682Page - Renesas Technology Corp SH7721 Datasheet HTML 683Page - Renesas Technology Corp SH7721 Datasheet HTML 684Page - Renesas Technology Corp SH7721 Datasheet HTML 685Page - Renesas Technology Corp SH7721 Datasheet HTML 686Page - Renesas Technology Corp SH7721 Datasheet HTML 687Page - Renesas Technology Corp SH7721 Datasheet HTML 688Page - Renesas Technology Corp SH7721 Datasheet HTML 689Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 685 / 1524 page
background image
Section 18
Serial Communication Interface with FIFO (SCIF)
Rev. 3.00 Jan. 18, 2008 Page 623 of 1458
REJ09B0033-0300
If all the above checks are passed, the receive data is stored in SCFRDR.
Note:
Even when the receive error (framing error/parity error) is generated, receive operation is
continued.
4. If the RIE bit in SCSCR is set to 1 when the RDF flag changes to 1, a receive-FIFO-data-full
interrupt request is generated.
If the ERIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-error interrupt
request is generated.
If the BRIE bit in SCSCR is set to 1 when the BRK flag changes to 1, a break reception
interrupt request is generated.
If the DRIE bit in SCSCR is set to 1 when the DR flag changes to 1, a receive data ready
interrupt request is generated.
Note that a common vector is assigned to each interrupt source.
Figure 18.9 shows an example of the operation for reception.
RDF
FER
Receive-error interrupt
request generated
by receive error
One frame
Data read and RDF
flag read as 1 then
cleared to 0 by
receive-FIFO-data-ful
interrupt handler
Receive-FIFO-data-full
interrupt request
01
1
1
0/1
0
1
Parity
bit
Parity
bit
Serial
data
Start
bit
Data
Stop
bit
Start
bit
Data
Stop
bit
Idle state
(mark state)
D0 D1
D7
D0 D1
D7 0/1
Figure 18.9
Example of SCIF Receive Operation
(Example with 8-Bit Data, Parity, One Stop Bit)
When modem control is enabled, transmission can be stopped and restarted in accordance with the
CTS input value. When CTS is set to 1, if transmission is in progress, the line goes to the mark
state after transmission of one frame. When
CTS is set to 0, the next transmit data is output
starting from the start bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com