Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 696 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 696 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 692Page - Renesas Technology Corp SH7721 Datasheet HTML 693Page - Renesas Technology Corp SH7721 Datasheet HTML 694Page - Renesas Technology Corp SH7721 Datasheet HTML 695Page - Renesas Technology Corp SH7721 Datasheet HTML 696Page - Renesas Technology Corp SH7721 Datasheet HTML 697Page - Renesas Technology Corp SH7721 Datasheet HTML 698Page - Renesas Technology Corp SH7721 Datasheet HTML 699Page - Renesas Technology Corp SH7721 Datasheet HTML 700Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 696 / 1524 page
background image
Section 18
Serial Communication Interface with FIFO (SCIF)
Rev. 3.00 Jan. 18, 2008 Page 634 of 1458
REJ09B0033-0300
No
Yes
Yes
No
Yes
No
Wait
1. Set the receive trigger number and
transmit trigger number in SCFCR.
2. Reset the receive FIFO and transmit
FIFO.
3. Write transmit data to SCFTDR, and
if there is receive data in the FIFO,
read receive data until there is less
than the receive trigger setting number,
read the TDFE and RDF bits in SCSSR,
and if 1, clear to 0.
4. Wait for one bit interval.
5. Transmission/reception is started when
the TE and RE bits in SCSCR are set
to 1. The TE and RE bits must be set
simultaneously.
6. After the end of transmission/reception,
clear the TE and RE bits to 0.
Start of simultaneous
transmission/reception
Set receive trigger number in RTRG1
and RTRG0 in SCFCR, and set transmit
trigger number in TTRG1 and TTRG0
Set TFRST and RFRST bits in
SCFCR to 1
Clear TFRST and RFRST bits in
SCFCR to 0
Write transmit data to SCFTDR
Read TDFE and RDF bits in SCSSR
TDFE =1?
RDF =1?
Write 0 to TDFE and RDF bits in
SCSSR after reading 1 from them
1-bit interval elapsed?
Set TE and RE bits in SCSCR
simultaneously
When using transmit FIFO data
interrupt, set TIE bit to 1
When using receive FIFO data
interrupt, set RIE bit to 1
TDFE =1?
RDF =1?
Read receive trigger number of
receive data bytes from SCFRDR
End of
transmission/reception
Clear TE and RE bits in SCSCR to 0
1
2
3
4
5
6
Figure 18.16
Sample Simultaneous Serial Transmission and Reception Flowchart (2)
(Second and Subsequent Transfer)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com