Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 784 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 784 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 780Page - Renesas Technology Corp SH7721 Datasheet HTML 781Page - Renesas Technology Corp SH7721 Datasheet HTML 782Page - Renesas Technology Corp SH7721 Datasheet HTML 783Page - Renesas Technology Corp SH7721 Datasheet HTML 784Page - Renesas Technology Corp SH7721 Datasheet HTML 785Page - Renesas Technology Corp SH7721 Datasheet HTML 786Page - Renesas Technology Corp SH7721 Datasheet HTML 787Page - Renesas Technology Corp SH7721 Datasheet HTML 788Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 784 / 1524 page
background image
Section 21
Serial I/O with FIFO (SIOF)
Rev. 3.00 Jan. 18, 2008 Page 722 of 1458
REJ09B0033-0300
(2)
Reception in Master Mode
Figure 21.10 shows an example of settings and operation for master mode reception.
Flow Chart
SIOF Settings
SIOF Operation
Start
Set SIMDR, SISCR, SITDAR,
SIRDAR, SICDAR, and SIFCTR
Set operating mode, serial clock,
slot positions for transmit/receive
data, slot position for control data,
and FIFO request threshold value
Set the SCKE bit in SICTR to 1
Start SIOFSCK output
Set the FSE and RXE bits
in SICTR to 1
Clear the RXE bit in SICTR to 0
RDREQ = 1?
No
Yes
No
Yes
Read SIRDR
Store SIOFRXD receive data in SIRDR
synchronously with SIOFSYNC
Transfer ended?
Set operation start for
baud rate generator
Set the start for frame
synchronous signal output and
enable reception
Read receive data
Set to disable reception
Output serial clock
Output frame
synchronous signal
Reception
End reception
No.
1
2
3
4
5
6
7
8
9
10
11
12
Issue receive transfer
request according to the
receive FIFO threshold
value
End
Set the FSE bit in SICTR to 0
Set the MSSEL bit in SISCR to 1
Set BRDV=111
and BPRS=00000 in SISCR
Start the setting FSE=0,
TXE=0 and other bit.
Add pulse (0
→1→0)
to the RXRST in SISCR
Reset the master clock source
and baud rate in SISCR
Synchronize this LSI internal
frame with FSE=0 if restarting
recept later.
Execute internal initialization
of the bit rate generator
if restarting recept later.
'No' requires further setting
if transmission is not restarted
(No).
When returning to the same
recept mode from here,
go back to No.4, FSE setting,
on this flowchart.
Go to "Start" on each flowchart.
No
Yes
Change other
transmit mode?
Figure 21.10
Example of Receive Operation in Master Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com