Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1059 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1059 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1055Page - Renesas Technology Corp SH7721 Datasheet HTML 1056Page - Renesas Technology Corp SH7721 Datasheet HTML 1057Page - Renesas Technology Corp SH7721 Datasheet HTML 1058Page - Renesas Technology Corp SH7721 Datasheet HTML 1059Page - Renesas Technology Corp SH7721 Datasheet HTML 1060Page - Renesas Technology Corp SH7721 Datasheet HTML 1061Page - Renesas Technology Corp SH7721 Datasheet HTML 1062Page - Renesas Technology Corp SH7721 Datasheet HTML 1063Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1059 / 1524 page
background image
Section 30
SIM Card Module (SIM)
Rev. 3.00 Jan. 18, 2008 Page 997 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
5
ORER
0
R/W
Overrun Error
Indicates that an overrun error occurred during reception,
resulting in abnormal termination.
0: Indicates that reception is in progress, or that reception
was completed normally*
1
[Clearing conditions]
• On reset
• When 0 is written to the ORER bit
1: Indicates that an overrun error occurred during reception*
2
[Setting condition]
When the RDRF bit is set to 1 and the next serial reception
is completed.
Notes:
1. When the RE bit in SCSCR is cleared to 0, the
ORER flag is unaffected and the previous state is
retained.
2. In SCRDR, the received data before the overrun
error occurred is lost, and the data that had been
received at the time when the overrun error
occurred is retained. Further, with the ORER bit
set to 1, subsequent serial reception cannot be
continued.
4
ERS
0
R/W
Error Signal Status
Indicates the status of error signals returned from the receive
side during transmission. In T = 1 mode, this flag is not set.
0: Indicates that an error signal indicating detection of a
parity error was not sent from the receive side
[Clearing conditions]
• On reset
• When 0 is written to the ERS bit
1: Indicates that an error signal indicating detection of a
parity error was sent from the receive side
[Setting condition]
When an error signal is sampled.
Note:
Even if the TE bit in SCSCR is cleared to 0, the
ERS flag is unaffected, and the previous state is
retained.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com