Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 236 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 236 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 232Page - Renesas Technology Corp SH7721 Datasheet HTML 233Page - Renesas Technology Corp SH7721 Datasheet HTML 234Page - Renesas Technology Corp SH7721 Datasheet HTML 235Page - Renesas Technology Corp SH7721 Datasheet HTML 236Page - Renesas Technology Corp SH7721 Datasheet HTML 237Page - Renesas Technology Corp SH7721 Datasheet HTML 238Page - Renesas Technology Corp SH7721 Datasheet HTML 239Page - Renesas Technology Corp SH7721 Datasheet HTML 240Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 236 / 1524 page
background image
Section 4 Memory Management Unit (MMU)
Rev. 3.00 Jan. 18, 2008 Page 174 of 1458
REJ09B0033-0300
4.2
Register Descriptions
There are four registers for MMU processing. These are all peripheral module registers, so they
are located in address space area P4 and can only be accessed from privileged mode by specifying
the address.
The MMU has the following registers. Refer to section 37, List of Registers, for more details on
the addresses and access size of these registers.
• Page table entry register high (PTEH)
• Page table entry register low (PTEL)
• Translation table base register (TTB)
• MMU control register (MMUCR)
4.2.1
Page Table Entry Register High (PTEH)
The page table entry register high (PTEH) register residing at address H'FFFF FFF0, which
consists of a virtual page number (VPN) and ASID. The VPN set is the VPN of the virtual address
at which the exception is generated in case of an MMU exception or address error exception.
When the page size is 4 kbytes, the VPN is the upper 20 bits of the virtual address, but in this case
the upper 22 bits of the virtual address are set. The VPN can also be modified by software. As the
ASID, software sets the number of the currently executing process. The VPN and ASID are
recorded in the TLB by the LDTLB instruction.
A program that modifies the ASID in PTEH should be allocated in the P1 or P2 areas.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 10
VPN
R/W
The Number of the Logical Page
9, 8
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
7 to 0
ASID
R/W
Address Space Identifier



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com