SH7721 datasheet(245/1524 Pages) RENESAS

245 / 1524 page

Section 4 Memory Management Unit (MMU)

Rev. 3.00 Jan. 18, 2008 Page 183 of 1458

REJ09B0033-0300

Table 4.1

Access States Designated by D, C, and PR Bits

Privileged Mode

User Mode

Reading

Writing

Reading

Writing

D bit

Permitted

Initial page write

exception

Permitted

Initial page write

exception

Permitted

C bit

Permitted

(no caching)

Permitted

(no caching)

Permitted

(no caching)

Permitted

(no caching)

Permitted

(with caching)

Permitted

(with caching)

Permitted

(with caching)

Permitted

(with caching)

PR bit

Permitted

TLB protection

violation

exception

TLB protection

violation

exception

TLB protection

violation exception

Permitted

TLB protection

violation

exception

TLB protection

violation exception

Permitted

TLB protection

violation

exception

Permitted

TLB protection

violation exception

Permitted

4.4

MMU Functions

4.4.1

MMU Hardware Management

There are two kinds of MMU hardware management as follows.

1. The MMU decodes the virtual address accessed by a process and performs address translation

by controlling the TLB in accordance with the MMUCR settings.

2. In address translation, the MMU receives page management information from the TLB, and

determines the MMU exception and whether the cache is to be accessed (using the C bit). For

details of the determination method and the hardware processing, see section 4.5, MMU

Exceptions.

SH7721 Datasheet(PDF) 245 Page - Renesas Technology Corp

SH7721 Datasheet(HTML) 245 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL