SH7721 datasheet(318/1524 Pages) RENESAS

318 / 1524 page

Section 8

Interrupt Controller (INTC)

Rev. 3.00 Jan. 18, 2008 Page 256 of 1458

REJ09B0033-0300

Bit

Bit Name

Initial Value

R/W

Description

PRIR

R/W

PRI Interrupt Request

Indicates whether the PRI (RTC) interrupt request

is generated.

0: PRI interrupt request is not generated

1: PRI interrupt request is generated

ATIR

R/W

ATI Interrupt Request

Indicates whether the ATI (RTC) interrupt request

is generated.

0: ATI interrupt request is not generated

1: ATI interrupt request is generated

8.3.8

Interrupt Request Register 4 (IRR4)

IRR4 is an 8-bit register that indicates whether interrupt requests from the REF, WDT, and TMU

are generated. This register is initialized to H'00 by a power-on reset or manual reset, but is not

initialized in standby mode.

Bit

Bit Name

Initial Value

R/W

Description



Reserved

This bit always read as 0. The write value should

always be 0.

TUNI2R

R/W

TUNI2 Interrupt Request

Indicates whether the TUNI2 (TMU) interrupt

request is generated.

0: TUNI2 interrupt request is not generated

1: TUNI2 interrupt request is generated

TUNI1R

R/W

TUNI1Interrupt Request

Indicates whether the TUNI1 (TMU) interrupt

request is generated.

0: TUNI1 interrupt request is not generated

1: TUNI1 interrupt request is generated

SH7721 Datasheet(PDF) 318 Page - Renesas Technology Corp

SH7721 Datasheet(HTML) 318 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL