| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 51 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 51 Page - Renesas Technology Corp |
|
51 / 577 page ![]() CONNECTION WITH EXTERNAL DEVICES 3.1 Signals required for accessing external devices 7721 Group User’s Manual 3–4 (5) ____ ____ Byte low enable signal (BLE), Byte high enable signal (BHE) ____ The BLE signal indicates the access to an even address. This signal becomes “L” level when accessing only an even address or when simultaneously accessing both an even and an odd address. ____ The BHE signal indicates the access to an odd address. This signal becomes “L” level when accessing only an odd address or when simultaneously accessing both an odd and an even address. These signals are used to connect memories or I/O devices of which data bus width is 8 bits when ____ ____ the external data bus width is 16 bits. Table 3.1.2 lists levels of the BLE and BHE signals and access addresses. ____ ____ Table 3.1.2 Levels of BLE and BHE signals and access addresses Even and odd addresses (Simultaneous 2-byte access) L L Even address (1-byte access) L H Odd address (1-byte access) H L Access address ____ BLE ____ BHE (6) Address latch enable signal (ALE) This signal is used to latch the address from the multiplexed signal, which consists of the address and data. (This multiplexed signal is input to or output from the A8/D8–A15/D15 and A16/D0–A23/D7 pins.) When the ALE signal is “H,” latch the address and simultaneously output the addresses. When this signal is “L,” retain the latched address. (7) ____ Ready function-related signal (RDY) This is the signal to use Ready function (Refer to section “3.3 Ready function.”) (8) _____ Hold function-related signal (HOLD) This is the signal to use Hold function. (Refer to section “3.4 Hold function.”) (9) Status signals (ST0, ST1) These signals indicate the bus use status. Table 3.1.3 lists the bus use status indicated by the ST0 and ST1 signals. (10) Clock φ1 This signal has the same period as φ. Table 3.1.3 Bus use status indicated by ST0 and ST1 signals Bus use status DRAM refresh Hold DMA CPU ST1 L L H H ST0 L H L H |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |