Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 20 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 20 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 16Page - Renesas Technology Corp 7721 Datasheet HTML 17Page - Renesas Technology Corp 7721 Datasheet HTML 18Page - Renesas Technology Corp 7721 Datasheet HTML 19Page - Renesas Technology Corp 7721 Datasheet HTML 20Page - Renesas Technology Corp 7721 Datasheet HTML 21Page - Renesas Technology Corp 7721 Datasheet HTML 22Page - Renesas Technology Corp 7721 Datasheet HTML 23Page - Renesas Technology Corp 7721 Datasheet HTML 24Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 577 page
background image
DESCRIPTION
7721 Group User’s Manual
1–5
Table 1.3.2 Pin description (2)
1.3 Pin description
Functions
Low-order 8 bits (A0–A7) of the address are output.
When the DRAM is accessed, the row and column
addresses are output with the time-sharing.
qExternal data bus width = 8 bits (When the BYTE
pin is “H” level)
Middle-order 8 bits (A8–A15) of the address are output.
qExternal data bus width = 16 bits (When the BYTE
pin is “L” level)
Data (D8–D15) input/output and output of the middle-
order 8 bits (A8–A15) of the address are performed
with the time-sharing.
Data (D0–D7) input/output and output of the high-order
8 bits (A16–A23) of the address are performed with the
time-sharing.
__
qR/W
The Read/Write signal indicates the data bus state.
The state is read while this signal is “H” level, and
write while this signal is “L” level.
____
qBHE
“L” level is output when an odd-numbered address is
accessed.
____
qBLE
“L” level is output when an even-numbered address
is accessed.
qALE
This is used to obtain only the address from address
and data multiplex signals.
The microcomputer is in Hold state while “L” level is
_____
input to the HOLD pin.
The microcomputer is in Ready state while “L” level is
____
input to the RDY pin.
This is the
φ1 output pin.
Input/Output
Output
I/O
I/O
Output
Input
Input
Output
Name
Address low-order/
DRAM address
Address middle-order/
data high-order
Address high-order/
data low-order
Memory control signal
output
Hold input
Ready input
Clock
φ1 output
Pin
A0/MA0
A7/MA7
A8/D8
A15/D15
A16/D0
A23/D7
__
R/W,
____
BHE,
____
BLE,
ALE
_____
HOLD
____
RDY
φ1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com