Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 173 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 173 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 169Page - Renesas Technology Corp 7721 Datasheet HTML 170Page - Renesas Technology Corp 7721 Datasheet HTML 171Page - Renesas Technology Corp 7721 Datasheet HTML 172Page - Renesas Technology Corp 7721 Datasheet HTML 173Page - Renesas Technology Corp 7721 Datasheet HTML 174Page - Renesas Technology Corp 7721 Datasheet HTML 175Page - Renesas Technology Corp 7721 Datasheet HTML 176Page - Renesas Technology Corp 7721 Datasheet HTML 177Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 577 page
background image
TIMER B
7721 Group User’s Manual
9–6
9.2.4 Timer Bi interrupt control register
Figure 9.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer
to “CHAPTER 7. INTERRUPTS.”
9.2 Block description
Fig. 9.2.4 Structure of timer Bi interrupt control register
(1)
Interrupt priority level select bits (bits 2 to 0)
These bits select a timer Bi interrupt’s priority level. When using timer Bi interrupts, select one of the
priority levels (1 to 7). When a timer Bi interrupt request occurs, its priority level is compared with
the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority
level is higher than the IPL. (However, this applies when the interrupt disable bit (I) = “0.”) To disable
timer Bi interrupts, set these bits to “0002” (level 0).
(2)
Interrupt request bit (bit 3)
This bit is set to “1” when a timer Bi interrupt request occurs. This bit is automatically cleared to “0”
when the timer Bi interrupt request is accepted. This bit can be set to “1” or cleared to “0” by
software.
b7
b6
b5
b4
b3
b2
b1
b0
Bit
7 to 4
Interrupt request bit
2
1
0
Bit name
At reset
0
RW
Functions
0 0 0 : Level 0 (Interrupt disabled)
0 0 1 : Level 1
Low level
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
High level
b2 b1 b0
0 : No interrupt requested
1 : Interrupt requested
Interrupt priority level select bits
3
RW
RW
RW
RW
–
Undefined
0
0
0
Nothing is assigned.
Timer Bi interrupt control register (i = 0 to 2) (Addresses 7A16 to 7C16)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com