| Electronic Components Datasheet Search |
|
7477 Datasheet(PDF) 125 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7477 Datasheet(HTML) 125 Page - Renesas Technology Corp |
|
125 / 354 page ![]() HARDWARE 1-108 7470/7471/7477/7478 GROUP USER’S MANUAL 1.13 Serial I/O q __________ When using the SRDY output __________ At the time when data has been written into the Transmit buffer register, the SRDY pin changes from __________ “H” to “L,” informing the outside of a receive ready state. The SRDY pin is restored to “H” at the first fall of the synchronous clock. q Transmit interrupt operation (valid when the Serial I/O is selected) Regarding a transmit interrupt, interrupt request generating timing can be selected by bit 3 of the Serial I/O control register (SIOCON). 0: When the Transmit buffer register becomes empty after the data written in the Transmit buffer register is transferred to the Transmit shift register, an interrupt request is generated. 1: When the shift operation of the Transmit shift register is completed, an interrupt request is generated. Figure 1.13B.2 shows a transmit operation of clock synchronous Serial I/O and Figure 1.13B.3 shows a transmit timing chart of clock synchronous Serial I/O. Fig. 1.13B.2 Transmit operation of clock synchronous Serial I/O 5 4 3 2 P15/TxD D7 b0 1 b2 0 0 b0 1 1 7 1 b6 0 1 b0 0 1 0 b6 0 b2 1 P15/TxD D0 D1 D2 D3 D4 D5 D6 D7 b0 6 P15/TxD D1 D2 D3 D4 D5 D6 D7 b0 Data bus Address 00E016 Transmit data writing Transmit buffer register Serial I/O status register (Address 00E116) Transmit buffer register Transmit data transfer Transmit shift register Serial I/O status register (Address 00E116) Interrupt request register 1 (Address 00FC16) Transmit shift register Synchronous clock When “0” is selected by the bit 3 of the Serial I/O control register V Interrupt request register 1 (Address 00FC 16) When “1” is selected by the bit 3 of the Serial I/O control register V Serial I/O status register (Address 00E116) Transmit shift register Synchronous clock Transmit shift register Synchronous clock Serial I/O status register (Address 00E116) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |