Electronic Components Datasheet Search
  English  ▼

X  

EP2S15 Datasheet(PDF) 67 Page - Altera Corporation

Part # EP2S15
Description  Stratix II Device Family
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2S15 Datasheet(HTML) 67 Page - Altera Corporation

Back Button EP2S15 Datasheet HTML 63Page - Altera Corporation EP2S15 Datasheet HTML 64Page - Altera Corporation EP2S15 Datasheet HTML 65Page - Altera Corporation EP2S15 Datasheet HTML 66Page - Altera Corporation EP2S15 Datasheet HTML 67Page - Altera Corporation EP2S15 Datasheet HTML 68Page - Altera Corporation EP2S15 Datasheet HTML 69Page - Altera Corporation EP2S15 Datasheet HTML 70Page - Altera Corporation EP2S15 Datasheet HTML 71Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 238 page
background image
Altera Corporation
2–59
May 2007
Stratix II Device Handbook, Volume 1
Stratix II Architecture
Table 2–10 shows the enhanced PLL and fast PLL features in Stratix II
devices.
Table 2–10. Stratix II PLL Features
Feature
Enhanced PLL
Fast PLL
Clock multiplication and division
m/(n × post-scale counter) (1)
m/(n × post-scale counter) (2)
Phase shift
Down to 125-ps increments (3), (4)
Down to 125-ps increments (3), (4)
Clock switchover
vv (5)
PLL reconfiguration
vv
Reconfigurable bandwidth
vv
Spread spectrum clocking
v
Programmable duty cycle
vv
Number of internal clock outputs
6
4
Number of external clock outputs
Three differential/six single-ended
(6)
Number of feedback clock inputs
One single-ended or differential
(7), (8)
Notes to Table 2–10:
(1)
For enhanced PLLs, m ranges from 1 to 256, while n and post-scale counters range from 1 to 512 with 50% duty
cycle.
(2)
For fast PLLs, m, and post-scale counters range from 1 to 32. The n counter ranges from 1 to 4.
(3)
The smallest phase shift is determined by the voltage controlled oscillator (VCO) period divided by 8.
(4)
For degree increments, Stratix II devices can shift all output frequencies in increments of at least 45. Smaller degree
increments are possible depending on the frequency and divide parameters.
(5)
Stratix II fast PLLs only support manual clock switchover.
(6)
Fast PLLs can drive to any I/O pin as an external clock. For high-speed differential I/O pins, the device uses a data
channel to generate txclkout.
(7)
If the feedback input is used, you lose one (or two, if FBIN is differential) external clock output pin.
(8)
Every Stratix II device has at least two enhanced PLLs with one single-ended or differential external feedback input
per PLL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com