| Electronic Components Datasheet Search |
|
EP2S15 Datasheet(PDF) 33 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP2S15 Datasheet(HTML) 33 Page - Altera Corporation |
|
33 / 238 page ![]() Altera Corporation 2–25 May 2007 Stratix II Device Handbook, Volume 1 Stratix II Architecture Figure 2–17. Shared Arithmetic Chain, Carry Chain & Register Chain Interconnects The C4 interconnects span four LABs, M512, or M4K blocks up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–18 shows the C4 interconnect connections from an LAB in a column. The C4 interconnects can drive and be driven by all types of architecture blocks, including DSP blocks, TriMatrix memory blocks, and column and row IOEs. For LAB interconnection, a primary LAB or its LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections. ALM 1 ALM 2 ALM 3 ALM 4 ALM 5 ALM 6 ALM 8 ALM 7 Carry Chain & Shared Arithmetic Chain Routing to Adjacent ALM Local Interconnect Register Chain Routing to Adjacent ALM's Register Inpu Local Interconnect Routing Among ALMs in the LAB |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |