Electronic Components Datasheet Search
  English  ▼

X  

TCM4400EPET Datasheet(PDF) 54 Page - Texas Instruments

Part # TCM4400EPET
Description  GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TCM4400EPET Datasheet(HTML) 54 Page - Texas Instruments

Back Button TCM4400EPET Datasheet HTML 50Page - Texas Instruments TCM4400EPET Datasheet HTML 51Page - Texas Instruments TCM4400EPET Datasheet HTML 52Page - Texas Instruments TCM4400EPET Datasheet HTML 53Page - Texas Instruments TCM4400EPET Datasheet HTML 54Page - Texas Instruments TCM4400EPET Datasheet HTML 55Page - Texas Instruments TCM4400EPET Datasheet HTML 56Page - Texas Instruments TCM4400EPET Datasheet HTML 57Page - Texas Instruments TCM4400EPET Datasheet HTML 58Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 64 page
background image
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
54
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
voiceband control register
The values in the voiceband control register have the meaning shown in Table 22.
Table 22. Voiceband Control Register
VBCTL3: VOICEBAND CONTROL REGISTER
ADDRESS: 12
R/W
RESERVD
RESERVD
VCLKMODE
DAIMD1
DAIMD0
VDAI
DAION
VALOOP
VIZBUS
VRST
0
1
1
0
0
1 / 0
R = 0
R = 0
R /W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
<–ACCESS TYPE
0
0
0
0
0
0
0
0
0
0
<–VALUE AT RESET
VALOOP:
When set to 1, the internal analog loop of output samples are sent to the audio input
terminal; standard audio paths are connected together, and auxiliary audio paths are
connected together.
VIZBUS:
When set to 1, VFS, VCLK, and VDX are put in a hi-Z state when there is nothing to transfer
to the DSP. When cleared to 0, VFS and VCLK are put in VSS when there is nothing to
transfer to the DSP, and the VDX bus drives an undefined value (value depends on the
previous serial data transfers).
VRST:
When 1, resets the digital parts of the audio codec (digital filter and modulator). This is not a
toggle bit and has to be set to 0 to remove the reset condition
DAION:
When cleared to 0, the DAI block is in power down; when set to 1, the DAI block is active.
VDAI:
Writing a 1 to this bit starts the SSCLK (104 kHz DAI clock) on reception of the first sample.
This bit is automatically reset to 0 by SSRST after reception of the last sample.
RESERVD:
Reserved bits for testing
DAIMD (0–1):
DAI mode selection as given in Table 23.
VCLKMODE:
When cleared to 0, allows selection of VCLK in burst mode. When set to 1, allows selection
of VCLK in continuous mode.
Table 23. DAI Mode Selection
DAIMD1
DAIMD0
DAI MODE
0
0
Normal operation (no tested device using DAI)
0
1
Test of speech decoder / DTX functions (downlink)
1
0
Test of speech encoder / DTX functions (uplink)
1
1
Test of acoustic devices and A/D and D/A (voice path)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com