Electronic Components Datasheet Search
  English  ▼

X  

TCM4400EPET Datasheet(PDF) 60 Page - Texas Instruments

Part # TCM4400EPET
Description  GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TCM4400EPET Datasheet(HTML) 60 Page - Texas Instruments

Back Button TCM4400EPET Datasheet HTML 56Page - Texas Instruments TCM4400EPET Datasheet HTML 57Page - Texas Instruments TCM4400EPET Datasheet HTML 58Page - Texas Instruments TCM4400EPET Datasheet HTML 59Page - Texas Instruments TCM4400EPET Datasheet HTML 60Page - Texas Instruments TCM4400EPET Datasheet HTML 61Page - Texas Instruments TCM4400EPET Datasheet HTML 62Page - Texas Instruments TCM4400EPET Datasheet HTML 63Page - Texas Instruments TCM4400EPET Datasheet HTML 64Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 60 / 64 page
background image
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
60
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
baseband uplink register (address 24)
The baseband uplink register (BULCTL) is a 3-bit register (see Table 38) that permits mismatch compensation
in the RF transmit mixer, and 1 bit (OUTLEV) to set the differential output dynamic range (VPP) to 2 times Vref
when OUTLEV = 0 or to 8/15 Vref when OUTLEV = 1. Gain mismatches of 0 dB, –0.25 dB, –0.5 dB, and –0.75
dB are permitted between the I and Q channel as shown in Table 39.
Table 38. Uplink Register BULCTL
BULCTL: BASEBAND UPLINK CONTROL REGISTER
ADDRESS: 24
R/W
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
OUTLEV
IQSEL
G1
G0
1
1
0
0
0
1/0
R=0
R=0
R=0
R=0
R=0
R=0
R/W
R/W
R/W
R/W
<–ACCESS TYPE
0
0
0
0
0
0
0
0
0
0
<–VALUE AT RESET
Table 39. BLKCTL Register
BIT2
BIT1
BIT0
GAIN I
GAIN Q
IQSEL
G1
G0
GAIN I
GAIN Q
0
0
0
0 dB
0 dB
0
0
1
–0.25 dB
0 dB
0
1
0
–0.50 dB
0 dB
0
1
1
–0.75 dB
0 dB
1
0
0
0 dB
0 dB
1
0
1
0 dB
– 0.25 dB
1
1
0
0 dB
–0.50 dB
1
1
1
0 dB
–0.75 dB
power on status register (address 25)
The power-on status register is a 9 bit read-only register which displays the status power-on / power-down of
the functions having several power on/off controls. When the function is in power-on the corresponding bit is
at 1.
Table 40. Power On Register PWONCTL
PWONCTL: POWER-ON STATUS REGISTER
ADDRESS: 25
R/W
RESERVD
BGAPON
VREFON
BBIFON
TIMIFON
VMIDON
AFCON
ADCON
AGCON
APCON
1
1
0
0
1
1/0
R=0
R
R
R
R
R
R
R
R
R
<–ACCESS TYPE
0
0
0
0
0
0
0
0
0
0
<–VALUE AT RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com