Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TCM4400EPET Datasheet(PDF) 59 Page - Texas Instruments

Part # TCM4400EPET
Description  GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TCM4400EPET Datasheet(HTML) 59 Page - Texas Instruments

Back Button TCM4400EPET Datasheet HTML 55Page - Texas Instruments TCM4400EPET Datasheet HTML 56Page - Texas Instruments TCM4400EPET Datasheet HTML 57Page - Texas Instruments TCM4400EPET Datasheet HTML 58Page - Texas Instruments TCM4400EPET Datasheet HTML 59Page - Texas Instruments TCM4400EPET Datasheet HTML 60Page - Texas Instruments TCM4400EPET Datasheet HTML 61Page - Texas Instruments TCM4400EPET Datasheet HTML 62Page - Texas Instruments TCM4400EPET Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 64 page
background image
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
59
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
baseband status register
The baseband status register stores the baseband status as described in Table 35.
Table 35. Baseband Status Register
BSTATUS: BASEBAND STATUS REGISTER
ADDRESS: 22
R
RESERVD
ADCEOC
RAMPTR
BUFPTR
ULON
ULCAL
ULX
DLON
DLCAL
DLR
1
0
1
1
0
1
R = 0
R
R
R
R
R
R
R
R
R
<–ACCESS TYPE
0
0
0
0
0
0
0
0
0
0
<–VALUE AT RESET
DLR:
This bit is set to 1 during conversion of a burst in the downlink path.
DLCAL:
This bit is set to 1 during offset calibration of the downlink path.
DLON:
When set to 1, it indicates that the downlink path is powered on.
ULX:
This bit is set to 1 during transmission of the burst in the uplink path.
ULCAL:
This bit is set to 1 during offset calibration of the uplink path.
ULON:
When set to 1, it indicates that the uplink path is powered on.
BUFPTR:
When set to 1, it indicates that the pointer of the burst buffer is at address zero.
RAMPTR:
When set to 1, it indicates that the pointer of the APC RAM is at address zero.
ADCEOC:
(ADC-end of conversion) when this bit is set to 1, an ADC conversion is in process.
Voiceband control register 4 (address 23)
Voiceband control register 4 (VBCTL4) is a read/write register (see Table 36) and contains the four programming
bits of VDLST as shown in Table 37.
Table 36. Voiceband Control Register 4
VBCTL4: VOICEBAND CONTROL REGISTER 4
ADDRESS: 23
R/W
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
VDLST3
VDLST2
VDLST1
VDLST0
1
0
1
1
1
1/0
R=0
R=0
R=0
R=0
R=0
R=0
R/W
R/W
R/W
R/W
<–ACCESS TYPE
0
0
0
0
0
0
0
0
0
0
<–VALUE AT RESET
Table 37. VDLST Status
VDLST3
VDLST2
VDLST1
VDLST0
SIDE TONE GAIN
1
0
0
0
Mute
1
1
0
1
–23 dB
1
1
0
0
–20 dB
0
1
1
0
–17 dB
0
0
1
0
–14 dB
0
1
1
1
–11 dB
0
0
1
1
–8 dB
0
0
0
0
–5 dB (nominal)
0
1
0
0
–2 dB
0
0
0
1
+1 dB
0
1
0
1
+1 dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com