TCM4400EPET datasheet(57/64 Pages) TI

57 / 64 page

TCM4400E

GSM/DCS BASEBAND AND VOICE A/D

AND D/A RF INTERFACE CIRCUIT

SLWS082A – JULY 1999 – REVISED MARCH 2000

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION

automatic frequency control registers (1 and 2)

The content of the APC RAM describes the shape of the ramp-up and ramp-down control; see Table 30.

Table 30. APC Ramp Control

APCRAM: AUTOMATIC POWER CONTROL RAM

ADDRESS: 17 (64 Words)

RDWN WORD0 (5 BIT)

RUP WORD0 ( 5 BIT)

RDWN WORD1 (5BIT)

RUP WORD2 (5 BIT)

. . .

RDWNWORD62 (5BIT)

RUP WORD62 (5 BIT)

RDWNWORD63 (5BIT)

RUP WORD63 (5 BIT)

<—ACCESS TYPE

<—VALUE AT RESET

Actual shape values (five bits long) are contained in the shape D/A converter input register as shown in

Table 31.

Table 31. Shape DAC Input Register

APCSHAP: SHAPE DAC INPUT REGISTER

ADDRESS: 18

R/W

RESERVD

BIT4

BIT3

BIT2

BIT1

BIT0

1/0

R = 0

R/W

<–ACCESS TYPE

<–VALUE AT RESET

BIT 4–0:

Input of the 5-bit APC DAC.

RESERVD:

Reserved bits for testing

AGC control register

The AGC control register is 10-bits wide and controls operations of the analog AGC circuit as shown in Table 32.

Table 32. Analog AGC Gain Control Register

AUXAGC: AUTOMATIC GAIN CONTROL REGISTER

ADDRESS: 19

R/W

BIT9

BIT8

BIT7

BIT6

BIT5

BIT4

BIT3

BIT2

BIT1

BIT0

1/0

R/W

<–ACCESS TYPE

<–VALUE AT RESET

BIT 9 to 0:

Input of the 10-bit AAGC DAC.

RESERVD:

Reserved bits testing.

TCM4400EPET Datasheet(PDF) 57 Page - Texas Instruments

TCM4400EPET Datasheet(HTML) 57 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL