ST2202A datasheet(22/75 Pages) SITRONIX

22 / 75 page

ST2202A

Ver 2.5

22/75

9/16/2008

OSCK

SYSCK

OSC

OSTP(SYS[6])

OUT

OSCX

XSTP(SYS[5])

OUT

SEL

WSKP(SYS[3])

CLK32

MUX2

IN0

IN1

XBAK(SYS[4])

Heavy

XSEL(SYS[7])

Warm-up control

256 cycles

16 cycles

Normal

‧

LCDCK

Divider

LCKR[4:0]

OUT

OSCK,OSCK/2/4…/30

OSCK, CLK32

XSEL(SYS[7])

INA

OUT

INB

PSGCK

Divider

PSGC[6:4]

‧

PSGCK

‧

OSCKx2,OSCK/2/4/8/16

CLK32

BGR

÷N

Integer

Divider

BGRCK

REF

Target

BDIV[7:0]

BSR[7:0] / BCTR[2:0]

OUT

CLK32xK

‧

SPICK

Divider

SCKR[6:4]

OUT

OSCK/2/4/8…/256

FIGURE 11-1 Clock Generator Diagram

TABLE 11-2 System Control Register (SYS)

Address Name

R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default

XSEL

OSTP

XSTP

WSKP

WAIT

IRREN

HIGH

0000 0001

$030

SYS

XSEL

OSTP

XSTP

WSKP

WAIT

IRREN

LVDEN

0000 0000

Bit 7:

XSEL : Write: Select source of system clock (SYSCK) / Read: report of clock source being used

0 = OSC

1 = OSCX

Bit 6:

OSTP : OSC stop control bit

0 = Enable OSC

1 = Disable OSC

Bit 5:

XSTP : OSCX stop control bit

0 = Enable OSCX

1 = Disable OSCX

Bit 4:

No used : Please keep this bit “0”.

Bit 3:

WSKP : System warm-up cycles selection bit

0 = 256 warm-up cycles

1 = 16 warm-up cycles

ST2202A Datasheet(PDF) 22 Page - Sitronix Technology Co., Ltd.

ST2202A Datasheet(HTML) 22 Page - Sitronix Technology Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL